SN74S112A |
|
Texas Instruments
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR |
|
Original |
PDF
|
SN74S112A |
|
Texas Instruments
|
DUAL J-K NEGATIVE EDGE TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR |
|
Original |
PDF
|
SN74S112AD |
|
Texas Instruments
|
SN74S112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74S112AD |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop with Preset and Clear |
|
Original |
PDF
|
SN74S112AD |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74S112AD |
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
|
Historical |
PDF
|
SN74S112ADR |
|
Texas Instruments
|
SN74S112 - IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SO-16, FF/Latch |
|
Original |
PDF
|
SN74S112ADR |
|
Texas Instruments
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74S112ADR |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74S112ADRE4 |
|
Texas Instruments
|
SN74S112 - IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PLASTIC, SO-16, FF/Latch |
|
Original |
PDF
|
SN74S112ADRE4 |
|
Texas Instruments
|
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET and CLEAR |
|
Original |
PDF
|
SN74S112ADRE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74S112ADRG4 |
|
Texas Instruments
|
SN74S112 - IC S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GREEN, PLASTIC, SOIC-16, FF/Latch |
|
Original |
PDF
|
SN74S112ADRG4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
|
SN74S112AN |
|
Texas Instruments
|
SN74S112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|
SN74S112AN |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop with Preset and Clear |
|
Original |
PDF
|
SN74S112AN |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|
SN74S112AN |
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
|
Historical |
PDF
|
SN74S112AN3 |
|
Texas Instruments
|
SN74S112 - Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|
SN74S112AN3 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|