Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SNOSA40I Search Results

    SNOSA40I Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LP2996MX

    Abstract: LP2996
    Text: LP2996-N www.ti.com SNOSA40I – MAY 2004 – REVISED JUNE 2012 LP2996 DDR Termination Regulator Check for Samples: LP2996-N FEATURES • 1 • • • • • • • 2 Source and sink current Low output voltage offset No external resistors required Linear topology


    Original     		LP2996-N SNOSA40I LP2996 LLP-16 LP2996MX PDF

    LP2996 equivalent

    Abstract: LP2996MX LP2996
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		LP2996 LP2996 equivalent LP2996MX PDF