Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SOFT CORE RTL USB Search Results

    SOFT CORE RTL USB Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM3HMFYAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HPFYADFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP128-1420-0.50-001 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFYAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HNFZAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP100-1414-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFZAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation

    SOFT CORE RTL USB Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    UTM RESISTOR

    Abstract: MUSBHDRC MUSBHDRC USB2.0 High-Speed Dual-Role Controller verilog code for amba ahb bus verilog code for amba ahb master verilog code AMBA AHB UTM power RESISTOR verilog code for frame synchronization AMBA AHB bus protocol Mentor
    Text: Soft Core RTL IP Inventra MUSBHDRC USB2.0 High-Speed Dual-Role Controller D A T A S Endpoint Control EP0 Control - Host EP0 Control - Function EP1 - 15 Control Combine Endpoints DMA Requests Transmit IN Host Transaction Scheduler Interrupt Control Interrupts


    Original     		PDF 30MHz. PD-40136 002-FO UTM RESISTOR MUSBHDRC MUSBHDRC USB2.0 High-Speed Dual-Role Controller verilog code for amba ahb bus verilog code for amba ahb master verilog code AMBA AHB UTM power RESISTOR verilog code for frame synchronization AMBA AHB bus protocol Mentor

    verilog code AMBA AHB

    Abstract: MUSBFDRC verilog code for 16 bit ram 40113 Mentor ahb bridge dma controller VERILOG MUSBFSFC RTL 8192
    Text: Inventra MUSBHSFC Soft Core RTL IP USB 2.0 High/Full-Speed Function Controller D DMA Requests Endpoint Control EP0 Control EP1 - 15 Control IN IN MCU Interface OUTIN Interrupt Control Packet Encode/Decode Rx Sync Packet Encode TxRx Macrocell Tx Sync HS Detect


    Original     		PDF 2000/DMA PD-40113 004-FO verilog code AMBA AHB MUSBFDRC verilog code for 16 bit ram 40113 Mentor ahb bridge dma controller VERILOG MUSBFSFC RTL 8192

    MUSBFDRC

    Abstract: verilog code for amba ahb bus Mentor inventra USB Full-Speed Dual-Role Controller "USB" peripheral
    Text: Inventra MUSBFDRC USB Full-Speed Dual-Role Controller Soft Core RTL IP D A T A S H E E T Endpoint Control EP0 Control - Host EP0 Control - Function EP1 - 15 Control DMA Requests Transmit IN Receive IN Host Transaction Scheduler Combine Endpoints CPU Interface


    Original     		PDF PD-40134 005-FO MUSBFDRC verilog code for amba ahb bus Mentor inventra USB Full-Speed Dual-Role Controller "USB" peripheral

    vhdl code for 8 bit ram

    Abstract: MUSBFSFC vhdl synchronous bus
    Text: Inventra MUSBLSFC USB 1.1 Low-Speed Function Controller Soft Core RTL IP D A T A S H E E T Endpoint Control EP0 Control EP1 - 2 Control IN IN OUTIN Combine Endpoints Major Product Features: MCU Interface Interrupt Control Interrupts EP Reg. Decoder Low-speed (1.5 Mbps) functions


    Original     		PDF P1795 PD-40103 002-FO vhdl code for 8 bit ram MUSBFSFC vhdl synchronous bus

    Soft Core RTL USB

    Abstract: microelectronics ASIC USB 2.0 coach 12 Shenzhen State Microelectronics UDC20 RTL 604 GDS VCI
    Text: Standard Bus IP: High Speed USB 2.0 Device Controller Fujitsu Macro F_USB20LP LINK PHY CPU Fujitsu USB 2.0 device controller is a synthesizable core suitable for different process. Corresponding physical interface in 0.18um and 0.11um technology supporting high and full speed operation


    Original     		PDF USB20LP Soft Core RTL USB microelectronics ASIC USB 2.0 coach 12 Shenzhen State Microelectronics UDC20 RTL 604 GDS VCI

    Soft Core RTL USB

    Abstract: "Single-Port RAM" USB 3.0 device USB Controller USB 1.0 specification requirements usb 3.0 LFPS verilog code for amba ahb master "USB" peripheral
    Text:  32-bit OCP Slave interface implemented as a basic microprocessor interface USB3-DEV USB 3.0 SuperSpeed Device Controller IP Core This IP core implements a device controller that conforms to the USB 3.0 SuperSpeed specification. SuperSpeed 3.0 USB enables data transfers up to 5 Gbps while also reducing power


    Original     		PDF 32-bit Soft Core RTL USB "Single-Port RAM" USB 3.0 device USB Controller USB 1.0 specification requirements usb 3.0 LFPS verilog code for amba ahb master "USB" peripheral

    RTL 204 601

    Abstract: 400x240 conector RJ catalog ShMM-1500R leon3 VME64 alma 8051s CZ80CPU A24D16 RT MIL-STD-1553B ACTEL FPGA
    Text: Solutions and IP Catalog Improve Time-to-Market and Reduce Risk March 2010 Table of Contents Introduction 3 Power Management Solutions Mixed-Signal Power Manager MPM 4 System Management Solutions Pigeon Point Systems 5 Motor Control Solutions 6 Display Solutions


    Original     		PDF Core8051s Core10/100 Core429 Core1553BRM Core1553BRT Core1553BRT-EBR Core1553BBC CoreAES128 RTL 204 601 400x240 conector RJ catalog ShMM-1500R leon3 VME64 alma 8051s CZ80CPU A24D16 RT MIL-STD-1553B ACTEL FPGA

    CUSB2

    Abstract: ISP1501
    Text: Full compliance with the USB 2.0 specification CUSB2 USB 2.0 Device Controller Core Control endpoint 0 — fixed 64 Bytes size Configurable for up to 15 IN and 15 OUT endpoints Configurable/programmable number and size of endpoints Configurable/programmable


    Original     		PDF LFX500C-4 CUSB2 ISP1501

    verilog code for 16 bit ram

    Abstract: verilog code AMBA AHB amba ahb verilog code design 4 channels of dma controller AHB Slave using verilog verilog code for ahb bus slave utmi interrupt controller verilog code AMBA AHB
    Text: USBHS-DEV  Full compliance with the USB 2.0 specification  Control endpoint 0 — fixed 64 Bytes size  Configurable for up to 15 IN and 15 OUT endpoints High Speed USB Device Controller Core The USBHS-DEV core implements a complete high/full-speed 480/12 Mbps peripheral controller that interfaces to a UTMI USB port transceiver on one side and to a


    Original     		PDF LFE2M35E-7 verilog code for 16 bit ram verilog code AMBA AHB amba ahb verilog code design 4 channels of dma controller AHB Slave using verilog verilog code for ahb bus slave utmi interrupt controller verilog code AMBA AHB

    microcontroler

    Abstract: No abstract text available
    Text: Serial Interface Engine Support full speed devices Extraction clock and data signals in internal DPLL CUSB NRZI decoding/encoding USB 1.1 Device Controller Core Bit stuffing/stripping CRC checking/generation Interface for an external transceiver Up to 31 configurable endpoints


    Original     		PDF

    PB926EJ-S

    Abstract: verilog code for ahb bus matrix LF712 AN125 ARM926EJ-S CP15 verilog code arm processor 0x10600000 0xA0100000 0x10400000
    Text: Application Note 125 Adding processors to the PB926EJ-S using Core Tiles Document number: ARM DAI 0125B Issued: January 2006 Copyright ARM Limited 2006 Application Note 125 Adding additional processors to the PB926EJ-S using Core Tiles Copyright 2006 ARM Limited. All rights reserved.


    Original     		PDF PB926EJ-S 0125B PB926EJ-S verilog code for ahb bus matrix LF712 AN125 ARM926EJ-S CP15 verilog code arm processor 0x10600000 0xA0100000 0x10400000

    TSMC 0.18 um CMOS

    Abstract: TSMC flash compiler TSMC 0.18 um CMOS silicon tsmc 0.18 flash TSMC embedded Flash
    Text: Flexible by Design Embedded Programmable Gate Array EPGA IP Cores for ASICs and ASSPs ASIC Silicon, Rising Design Costs and the Time-to-Market Dilemma Is the competition causing mounting pressure at your company to speed SoC design turnaround and reduce your time to market? Could you shorten your


    Original     		PDF

    PC keyboard CIRCUIT diagram

    Abstract: mobile MOTHERBOARD CIRCUIT diagram free circuit diagram of motherboard usb port diagram on motherboard PC MOTHERBOARD CIRCUIT diagram keyboard controller Keyboard Controllers usb keyboard circuit diagram circuit diagram of motherboard serial interface engine
    Text: USB Host Controller Core PCI Configuration PCI Slave Keyboard Legacy PCI I/O Frame Management List Processor Root Hub Control Data Buffer Engine ▼ Port 1 Clock Gen Serial Interface Engine SIE Port 2 Features • USB V1.0 compliant • Open HCI V1.0 compliant


    Original     		PDF ASIC-FS-20830-11/99 PC keyboard CIRCUIT diagram mobile MOTHERBOARD CIRCUIT diagram free circuit diagram of motherboard usb port diagram on motherboard PC MOTHERBOARD CIRCUIT diagram keyboard controller Keyboard Controllers usb keyboard circuit diagram circuit diagram of motherboard serial interface engine

    ARCHITECTURE OF ARM 7 TDMA

    Abstract: hard driver ic oki packaging video phone H263 audio adc dac H.263 encoder chip g.723.1 codec chip TSMC Flash IP
    Text: Semiconductor Business With a Customer Perspective - SPA As A Solution for System on Chip - May 4, 1998 Katsumasa Shinozuka Senior Managing Director Oki Electric Industry Co., Ltd. 1 Outline 1. Industry Paradigm Shift • IT Industry Evolution • Diversified Customer Needs


    Original     		PDF

    QFN-88

    Abstract: 88 qfn CX6212 CHIPX DDR PHY ASIC 1602 LCD data sheet CX6214 cx6220 pbga 288 0.13um standard cell library
    Text: Data Sheet CX6200 Structured ASIC with USB 2.0 HS OTG PHY Product Description The CX6200 product family combines a built-in, silicon-proven, industry standard PHY for USB 2.0 High Speed HS On-the-Go (OTG) with the well-proven X-Cell architecture, to provide industry leading performance using the UMC standard eight-metal 0.13-µm deep


    Original     		PDF CX6200 CX6200 CX6000 1-800-95-CHIPX 0210-6K-080-E QFN-88 88 qfn CX6212 CHIPX DDR PHY ASIC 1602 LCD data sheet CX6214 cx6220 pbga 288 0.13um standard cell library

    M2GL005

    Abstract: A2F060
    Text: Power Matters. CO LUT4 C OVFL LO UB ADD_S FPGA and SoC Product +/- Catalog ] A[17:0 D EN RO IN YP EN _SR CLK RST EN X ] C[43:0 SL D SN[43 D ] B[17:0 17 SHIFT >> 17 ASC SEL_C SECURITY RELIABILITY LOW POWER :0] SN-1[43 I N T E G R AT I O N FPGAs SoC FPGAs


    Original     		PDF MS2-002-14 M2GL005 A2F060

    verilog code for phy interface

    Abstract: 64Byte UDC20 usb interface engine UDC-20
    Text: USB 2.0 Device Controller Macro Fujitsu Macro F_USB20LP_03 LINK PHY CPU RAM ROM Local CPU Bus 32bit Control Status Register Interrupt Local Bus Interface Internal Bus UTMI Protocol Engine (UDC-20) PHY USB End-Point FIFO ▲ Features • Full compliance with USB 2.0 Device Controller


    Original     		PDF USB20LP 32bit) UDC-20) 480Mbps) 12Mbps) ASIC-FS-20919-3/2002 verilog code for phy interface 64Byte UDC20 usb interface engine UDC-20

    rtl series

    Abstract: nrzi how to use usb in flow code pci verilog code nrzi encoding in usb
    Text: Using Technology-Independent Intellectual Property Are You Ready for 2 By the year 2000, Xilinx will be producing devices containing more than 100,000 logic cells 2 million gates . You will soon have a canvas so broad that it will be difficult to paint all the landscape. We estimate that it will take a


    Original     		PDF

    date sheet mso

    Abstract: PPC405
    Text: Frequently Asked Questions MSO FPGA Dynamic Probe for Xilinx Data Sheet FAQ This document addresses common questions whose answers are not found in the N5406A and N5397A MSO FPGA dynamic probe data sheets available at www.agilent.com/find/6000-xilinx www.agilent.com/find/7000-xilinx


    Original     		PDF N5406A N5397A com/find/6000-xilinx com/find/7000-xilinx com/find/8000-xilinx. 5989-5976EN date sheet mso PPC405

    soft 16 QAM modulation matlab code

    Abstract: ofdm modem simulink GSM 900 simulink matlab 16 QAM modulation matlab code matlab code for audio equalizer embedded powerpc 460 wireless power transfer matlab simulink programmable interrupt controller 8259A 64 QAM modulator demodulator matlab 8051 keyboard design methodology
    Text: Intellectual Property Selector Guide IP Functions for System-on-a-Programmable-Chip Solutions January 2002 Introduction to Altera IP Megafunctions With the advent of multi-million-gate programmable logic devices PLDs , designers are developing more flexible


    Original     		PDF

    MUSBFSFC

    Abstract: vhdl code for 4 channel dma controller verilog code for amba ahb bus crc verilog code 16 bit AMBA BUS vhdl code vhdl code dma controller verilog code AMBA AHB verilog code for dma controller verilog code 3 bit CRC ahb bridge
    Text: Inventra MUSBFSFC USB 1.1 Full-Speed Function Controller DMA Requests Endpoint Control EP0 Control EP1 - 15 Control IN IN CPU Interface OUTIN Interrupt Control Interrupts EP Reg. Decoder Combine Endpoints RAM Controller DPLL USB NRZI Bit Stuff CRC Packet


    Original     		PDF 1300/channel) PD-40104 003a-FO MUSBFSFC vhdl code for 4 channel dma controller verilog code for amba ahb bus crc verilog code 16 bit AMBA BUS vhdl code vhdl code dma controller verilog code AMBA AHB verilog code for dma controller verilog code 3 bit CRC ahb bridge

    Untitled

    Abstract: No abstract text available
    Text: Frequently Asked Questions B4655A FPGA Dynamic Probe for Xilinx Data Sheet FAQ This document addresses common questions whose answers are not found in the B4655A FPGA dynamic probe data sheet available at www.agilent.com/find/FPGA Agilent’s FPGA dynamic probe provides greater realtime measurement productivity for logic analysis based


    Original     		PDF B4655A B4655A 5989-1170EN

    vhdl code for matrix multiplication

    Abstract: edge detection using fpga ,nios 2 processor fpga frame buffer vhdl examples edge detection in image using vhdl Micrium matlab code for half adder vhdl code for 16 bit dsp processor EP2S60F1020C4 board design files EP2S60 EP2S60F1020C4
    Text: Edge Detection Reference Design October 2004, ver. 1.0 Introduction Application Note 364 Video and image processing typically require very high computational power. Given the increasing processing demands, the parallel processing capabilities of Altera programmable logic devices PLDs make them an


    Original     		PDF

    fpga frame buffer vhdl examples

    Abstract: vhdl code for matrix multiplication image low pass Filter VHDL code Microtronix vhdl code for pipelined matrix multiplication block diagram UART using VHDL edge detection using fpga ,nios 2 processor edge detection in image using vhdl avalon mm vhdl AN-394
    Text: Using SOPC Builder & DSP Builder Tool Flow August 2005, version 1.0 Introduction Application Note 394 Video and image processing typically require very high computational power. Given the increasing processing demands, the parallel processing capabilities of Altera programmable logic devices PLDs make them an


    Original     		PDF