Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPARTAN 3AN POWER OF 2 Search Results

    SPARTAN 3AN POWER OF 2 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MGN1S1208MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-8V GAN Visit Murata Manufacturing Co Ltd
    MGN1D120603MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-6/-3V GAN Visit Murata Manufacturing Co Ltd
    MGN1S1212MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 12-12V GAN Visit Murata Manufacturing Co Ltd
    MGN1S0508MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 5-8V GAN Visit Murata Manufacturing Co Ltd
    MGN1S0512MC-R7 Murata Manufacturing Co Ltd DC-DC 1W SM 5-12V GAN Visit Murata Manufacturing Co Ltd

    SPARTAN 3AN POWER OF 2 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    XC3S200E

    Abstract: GRM31CR71C106KAC7L XC3S50E XC3S400 GRM188R71C105KA12L GRM188R71H104KA93L XC3S400E XC2S50E Series XC3S700E DC-01-B
    Text: 2008 MURATA PRODUCTS POWER SUPPLY REFERENCE GUIDE FOR FPGAs CATALOG No. DC-01-B Please visit our website www.murata.com POWER SUPPLY REFERENCE GUIDE FOR Xilinx® FPGAs Murata offers an extensive selection of DC-DC Converters, both isolated and non-isolated all RoHS compliant .


    Original
    DC-01-B XC3S200E GRM31CR71C106KAC7L XC3S50E XC3S400 GRM188R71C105KA12L GRM188R71H104KA93L XC3S400E XC2S50E Series XC3S700E DC-01-B PDF

    VHDL code for ADC and DAC SPI with FPGA spartan 3

    Abstract: UG334 spi flash programmer schematic LTC1407A-1 ON SPARTAN 3E Micron 512MB NOR FLASH User Guide UG334 SPARTAN 3E STARTER BOARD LTC1407A-1 KS0066U HD44780 MT47H32M16 DATA SHEET
    Text: Spartan-3A/3AN FPGA Starter Kit Board User Guide UG334 v1.1 June 19, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original
    UG334 LVCMOS33 LP3906 com/pf/LP/LP3906 VHDL code for ADC and DAC SPI with FPGA spartan 3 UG334 spi flash programmer schematic LTC1407A-1 ON SPARTAN 3E Micron 512MB NOR FLASH User Guide UG334 SPARTAN 3E STARTER BOARD LTC1407A-1 KS0066U HD44780 MT47H32M16 DATA SHEET PDF

    APTS003

    Abstract: APTS003A0X-SRZ APTS030 apth003 APTS006 APTS012A0X3-SRZ apts020a0x3-srz APTH003A0X-SRZ APTS006A0X APTS030A0X3-SRZ
    Text: 3X improvement over current technologies footprint capacitance cost reliability response Integrated Power Solutions for DSPs & FPGAs Lineage Power has raised the bar for cost-effective high power density for modular high density POL point-ofload power DC/DC converters. Lineage’s DC/DC products are well suited to powering designs that include


    Original
    APTH020A0X3-SRZ APTS020A0X3-SRZ APTS030A0X3-SRZ APTS030A0X3-SRPZ APTS003 APTS003A0X-SRZ APTS030 apth003 APTS006 APTS012A0X3-SRZ apts020a0x3-srz APTH003A0X-SRZ APTS006A0X APTS030A0X3-SRZ PDF

    xc3s50an

    Abstract: xc3s200an XC3S700AN 3S200AN XC3S400AN SPARTAN 3an 3S700AN 3S400AN Spartan-3an XC3S1400AN
    Text: Spartan-3AN FPGA In-System Flash User Guide For Spartan -3AN FPGA applications that read or write data to or from the In-System Flash memory after configuration UG333 v2.1 January 15, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    UG333 XC3S1400AN XC3S700AN XC3S200AN XC3S400AN xc3s50an xc3s200an XC3S700AN 3S200AN XC3S400AN SPARTAN 3an 3S700AN 3S400AN Spartan-3an XC3S1400AN PDF

    S25FL128* spansion

    Abstract: simple spi flash spi flash what the difference between the spartan and virtex ADM6384x27D2 virtex5 Xilinx spartan xc3s400a FPGA 456 interfacing adsp with spartan-3 fpga XAPP951
    Text: Connecting Spansion SPI Serial Flash to Configure Xilinx® FPGAs Application Note by Frank Cirimele and Jocelyn Carroue 1. Introduction Xilinx FPGAs are programmable logic devices used for basic logic functions, chip-to-chip connectivity, signal processing, and embedded processing. These devices are programmed and configured using an array of


    Original
    PDF

    UG332

    Abstract: quick 850a edk 12.1 xc3s500e M25PXX 2475-14G2 Spartan 3E IR SENSOR numonyx m25p40 XAPP468 98424-G52-14 interface of IR SENSOR with SPARTAN3e FPGA
    Text: Spartan-3 Generation Configuration User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG332 v1.6 October 26, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    UG332 X8Y15 SRL16 UG332 quick 850a edk 12.1 xc3s500e M25PXX 2475-14G2 Spartan 3E IR SENSOR numonyx m25p40 XAPP468 98424-G52-14 interface of IR SENSOR with SPARTAN3e FPGA PDF

    3S50AN

    Abstract: tcl 2009 schematic diagram UG334 picoblaze kcpsm3 MultiBoot XAPP468 Spartan-3an xc3s50an 3S200AN XC3S700AN
    Text: Application Note: Extended Spartan-3A Family R Fail-Safe MultiBoot Reference Design Author: Jim Wesselkamper XAPP468 v1.1 July 7, 2009 Summary Introduction This application note describes a reference design that adds fail-safe mechanisms to the MultiBoot capabilities of the Extended Spartan -3A family of FPGAs (Spartan-3A,


    Original
    XAPP468 3S50AN tcl 2009 schematic diagram UG334 picoblaze kcpsm3 MultiBoot XAPP468 Spartan-3an xc3s50an 3S200AN XC3S700AN PDF

    XAPP058

    Abstract: xilinx xc9536 firmware XC95144XL prom XSVF embedded c programming examples for 8051 XC4000 XC95108 XC95216 XC9536 XC9572
    Text: Application Note: Xilinx Families R Xilinx In-System Programming Using an Embedded Microcontroller XAPP058 v4.0 October 1, 2007 Summary The Xilinx high-performance CPLD, FPGA, and configuration PROM families provide in-system programmability, reliable pin locking, and JTAG Boundary-Scan test capability. This powerful


    Original
    XAPP058 950ote XAPP058 xilinx xc9536 firmware XC95144XL prom XSVF embedded c programming examples for 8051 XC4000 XC95108 XC95216 XC9536 XC9572 PDF

    SRL16

    Abstract: XAPP480 tmds fpga DS529 DS557 DS610 GWE512 UG331 UG332
    Text: Application Note: Spartan-3A, Spartan-3AN, Spartan-3A DSP R Using Suspend Mode in Spartan-3 Generation FPGAs XAPP480 v1.0 May 2, 2007 Summary While some applications require the lowest possible system cost or highest performance, still other applications require the lowest possible standby power. Spartan -3 Generation FPGAs


    Original
    XAPP480 SRL16) SRL16 XAPP480 tmds fpga DS529 DS557 DS610 GWE512 UG331 UG332 PDF

    vhdl code for ethernet mac spartan 3

    Abstract: RGMII application TEMAC TEMAC verilog code for mdio protocol GMII gmii phy MDIO clause 22 RGMII SGMII rgmii specification
    Text: ‘‘‘‘‘‘‘‘Tri-Mode Tri-Mode Ethernet MAC v3.4 DS297 August 8, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Tri-Mode Ethernet Media Access Controller TEMAC core supports half-duplex and full-duplex operation at 10 Mbps, 100 Mbps, and 1 Gbps.


    Original
    DS297 1000BASE-X vhdl code for ethernet mac spartan 3 RGMII application TEMAC TEMAC verilog code for mdio protocol GMII gmii phy MDIO clause 22 RGMII SGMII rgmii specification PDF

    xilinx tcp vhdl

    Abstract: TEMAC fpga ethernet sgmii 1000BASE-X MDIO communication protocol UCF virtex4 application TEMAC DS297 IMPLEMENTATION OF IEEE 802.3 MAC TRANSMITTER USING VHDL
    Text: ‘‘‘‘‘‘‘‘Tri-Mode Tri-Mode Ethernet MAC v4.2 DS297 June 24, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Tri-Mode Ethernet Media Access Controller TEMAC core supports half-duplex and full-duplex operation at 10 Mbps, 100 Mbps, and 1 Gbps.


    Original
    DS297 xilinx tcp vhdl TEMAC fpga ethernet sgmii 1000BASE-X MDIO communication protocol UCF virtex4 application TEMAC IMPLEMENTATION OF IEEE 802.3 MAC TRANSMITTER USING VHDL PDF

    SFH4651

    Abstract: Infrared Receiver sensor 860nm MAX44000 MAX44000GDT 161nF Infrared proximity Sensor EPCB44000LD AMBIENT SENSOR IR Receiver 3pin tdk C75-C81
    Text: 19-6128; Rev 0; 11/11 MAX44000 Evaluation System Evaluates: MAX44000 General Description The MAX44000 evaluation system EV system includes one MAX44000 evaluation kit (EV kit) and one MAX44000 daughter board. The EV kit is a fully assembled and tested PCB that evaluates the MAX44000 ambient light and


    Original
    MAX44000 MAX44000 MAX44000GDT+ Products24 SFH4651 Infrared Receiver sensor 860nm MAX44000GDT 161nF Infrared proximity Sensor EPCB44000LD AMBIENT SENSOR IR Receiver 3pin tdk C75-C81 PDF

    UG331

    Abstract: CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a
    Text: Spartan-3 Generation FPGA User Guide Extended Spartan-3A, Spartan-3E, and Spartan-3 FPGA Families UG331 v1.6 December 3, 2009 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development


    Original
    UG331 guides/ug332 UG331 CWda04 XAPP256 manual SPARTAN-3 XC3S400 evaluation kit vhdl code for rs232 receiver hcl l21 usb power supply circuit diagram hcl p38 CIRCUIT diagram R80515 XC3SD1800A-FG676 vhdl ethernet spartan 3a PDF

    Untitled

    Abstract: No abstract text available
    Text: MAX44008 Evaluation System Evaluates: MAX44008 General Description Features The MAX44008 evaluation system EV system includes one MAX44008 evaluation kit (EV kit) and one MAX44008 daughter board. The EV kit is a fully assembled and tested PCB that evaluates the MAX44008 digital RGB color


    Original
    MAX44008 MAX44008 MAX44008EDT+ PDF

    ISO 11898-1

    Abstract: details about micro controller based object count bosch can 2.0B fifo generator xilinx spartan
    Text: CAN v2.1 DS265 June 24, 2009 Product Specification Introduction LogiCORE Facts The LogiCORE IP Controller Area Network CAN product specification describes the architecture and features of the Xilinx CAN controller core and the functionality of the various registers in the design. In


    Original
    DS265 ISO 11898-1 details about micro controller based object count bosch can 2.0B fifo generator xilinx spartan PDF

    UG330

    Abstract: written microblaze ethernet spartan 3e vga ucf VHDL code for ADC and DAC SPI with FPGA spartan 3 vhdl SPARTAN3A LCD display Xilinx XCF04S UG334 XC3S700A-4FGG484C mt47H32M16
    Text: Spartan-3A FPGA Starter Kit Board User Guide For Revision C Board UG330 v1.3 June 21, 2007 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original
    UG330 LP3906 com/pf/LP/LP3906 UG330 written microblaze ethernet spartan 3e vga ucf VHDL code for ADC and DAC SPI with FPGA spartan 3 vhdl SPARTAN3A LCD display Xilinx XCF04S UG334 XC3S700A-4FGG484C mt47H32M16 PDF

    XC3S700AN FGG484

    Abstract: XC3S400AN-FGG400 XC3S700A FGG484 xc3s200an XC3S400AN FGG400 FGG676 SPARTAN 3an XC3S50A XC3S700AN-FG484 XC3S700AN
    Text: Spartan-3AN FPGA Family Data Sheet R DS557 June 2, 2008 Module 1: Introduction and Ordering Information - DS557-1 v3.1 June 2, 2008 • • • • • • • • Introduction Features Architectural Overview Configuration Overview In-system Flash Memory Overview


    Original
    DS557 DS557-1 XC3S50AN. XC3S700AN FG484 XC3S1400AN FGG676 DS557-4 XC3S700AN FGG484 XC3S400AN-FGG400 XC3S700A FGG484 xc3s200an XC3S400AN FGG400 SPARTAN 3an XC3S50A XC3S700AN-FG484 PDF

    XC3S50AN

    Abstract: XC3S400AN-FGG400 XC3S1400AN xc3s200an L05P Spartan-3an xc3s50an XC3S400AN XC3S700AN DS529 DS557
    Text: Spartan-3AN FPGA Family Data Sheet R DS557 December 12, 2007 Module 1: Introduction and Ordering Information - DS557-1 v3.0 December 12, 2007 • • • • • • • • Introduction Features Architectural Overview Configuration Overview In-system Flash Memory Overview


    Original
    DS557 DS557-1 XC3S50AN. DS557-4 XC3S50AN XC3S400AN-FGG400 XC3S1400AN xc3s200an L05P Spartan-3an xc3s50an XC3S400AN XC3S700AN DS529 PDF

    ISO 11898-1

    Abstract: bosch can 2.0B Spartan-3an DSP/VIRTEX ACFB
    Text: CAN v1.5 DS265 August 8, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE Controller Area Network CAN product specification describes the architecture and features of the Xilinx CAN controller core and the functionality of the various registers in the design. In


    Original
    DS265 ISO 11898-1 bosch can 2.0B Spartan-3an DSP/VIRTEX ACFB PDF

    Untitled

    Abstract: No abstract text available
    Text: Spartan-3AN FPGA Family Data Sheet R DS557 September 12, 2007 Module 1: Introduction and Ordering Information - DS557-1 v2.0.1 September 12, 2007 • • • • • • • • Introduction Features Architectural Overview Configuration Overview In-system Flash Memory Overview


    Original
    DS557 DS557-1 DS529-4 DS557-4 PDF

    Untitled

    Abstract: No abstract text available
    Text: LogiCORE IP Multi-Port Memory Controller v6.06.a DS643 February 22, 2013 Product Specification Introduction LogiCORE IP Facts Table The LogiCORE IP Multi-Port Memory Controller (MPMC) is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2/DDR3/LPDDR


    Original
    DS643 PPC440MC) PDF

    XC3S700A

    Abstract: xc3s200aft256 XC3S400AFT256 XC3S50A L01P L02P FG320 UG331 L05P xc3s400a ftg256
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 July 10, 2007 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.4.1 July 10, 2007 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities


    Original
    DS529 DS529-1 DS529-2 DS529-3 XC3S50A XC3S200A FT256 DS529-4 XC3S700A xc3s200aft256 XC3S400AFT256 L01P L02P FG320 UG331 L05P xc3s400a ftg256 PDF

    To334

    Abstract: XC3S1400AFT256 DS529 spartan 3a xc3s400a ftg256 XC3S400A XC3S400AFT256 spartan hdmi Xilinx spartan xc3s400a SRL16
    Text: Spartan-3A FPGA Family: Data Sheet R DS529 March 6, 2009 Product Specification Module 1: Introduction and Ordering Information - DS529-1 v1.8 March 6, 2009 • • • • • • • Introduction Features Architectural and Configuration Overview General I/O Capabilities


    Original
    DS529 DS529-1 DS529-2 VQ100 XC3S50A XC3S200A FT256 XC3S700A XCS1400A XC3S1400A To334 XC3S1400AFT256 spartan 3a xc3s400a ftg256 XC3S400A XC3S400AFT256 spartan hdmi Xilinx spartan xc3s400a SRL16 PDF

    RAMB16BWER

    Abstract: vhdl code hamming ecc 8kx1 RAM XC6VLX365T-FF1759-1 Xilinx Virtex6 Design Kit vhdl code hamming DS512 RAMB36 verilog code hamming vhdl spartan 3a
    Text: Block Memory Generator v3.2 DS512 June 24, 2009 Product Specification Introduction • The Xilinx LogiCORE IP Block Memory Generator core is an advanced memory constructor that generates area and performance-optimized memories using embedded block RAM resources in Xilinx FPGAs.


    Original
    DS512 RAMB16BWER vhdl code hamming ecc 8kx1 RAM XC6VLX365T-FF1759-1 Xilinx Virtex6 Design Kit vhdl code hamming RAMB36 verilog code hamming vhdl spartan 3a PDF