Untitled
Abstract: No abstract text available
Text: MSO Series 5V 9x14mm Surface Mount Crystal Clock Oscillators TTL/CMOS Compatible Anti-Static Tube or Tape & Reel Packaging 1.5 to 40 MHz Frequency Range 40/60% Symmetry Standard 45/55% Symmetry Standard ±100ppm Stability Standard ±50ppm Stability Available
|
Original
|
9x14mm
100ppm
50ppm
MIL-STD-883,
MIL-STD-202,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Voltage Controlled Temperature Compensated Crystal Oscillators SXO-6000C SERIES TTL/CMOS LOGIC VC TCXO SXO-6000C STANDARD SMD VCTCXO STANDARD SPECIFICATIONS H-CMOS VCTCXO Item Part number Frequency range Initial frequency tolerance Frequency stability Temperature range
|
Original
|
SXO-6000C
SXO-6000C
2000pcs
|
PDF
|
16R8
Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
Text: Specifications GAL16LV8ZD GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
Original
|
GAL16LV8ZD
16R8
GAL16LV8ZD
GAL16LV8ZD-15QJ
GAL16LV8ZD-25QJ
GAL16V8
|
PDF
|
16R8
Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
Text: Specifications GAL16LV8ZD GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
Original
|
GAL16LV8ZD
16R8
GAL16LV8ZD
GAL16LV8ZD-15QJ
GAL16LV8ZD-25QJ
GAL16V8
|
PDF
|
74CO4
Abstract: SPICE MODELS ALD1101 ALD SPICE Macromodels FSK11 Design kit SPICE ALD1101 ald1701a dice project ALD1704 74C04 ALD1102
Text: A PRACTICAL SOLUTION to CUSTOM LINEAR I.C.'s — ALD’s “FUNCTION-SPECIFIC” ASIC PROGRAM “FUNCTION-SPECIFIC” is ALD’s standard cell approach to custom linear circuits with the standard cells being ALD standard products. It allows you to design with completely specified standard linear I.C.’s and implement your custom
|
Original
|
T0-99,
1000pF
2000ppm/
1200ppm/
30ppm/
74CO4
SPICE MODELS ALD1101
ALD SPICE Macromodels
FSK11 Design kit
SPICE ALD1101
ald1701a
dice project
ALD1704
74C04
ALD1102
|
PDF
|
74f132 national
Abstract: 54F132DM 54F132FM 54F132LM 74F132PC F132 J14A M14A M14D N14A
Text: General Description The ’F132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In
|
Original
|
ds009477
74f132 national
54F132DM
54F132FM
54F132LM
74F132PC
F132
J14A
M14A
M14D
N14A
|
PDF
|
74ACT14 motorola
Abstract: 74AC ACT14 MC74AC14 MC74ACT14 DSA003657
Text: MC74AC14 MC74ACT14 Hex Inverter Schmitt Trigger The MC74AC14/74ACT14 contains six logic inverters which accept standard CMOS Input signals TTL levels for MC74ACT14 and provide standard CMOS output levels. They are capable of transforming slowly changing input signals into
|
Original
|
MC74AC14
MC74ACT14
MC74AC14/74ACT14
MC74ACT14)
ACT14
MC74AC14/D*
MC74AC14/D
74ACT14 motorola
74AC
MC74AC14
MC74ACT14
DSA003657
|
PDF
|
GAL20LV8ZD
Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Text: Specifications GAL20LV8ZD GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES I/CLK • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
Original
|
GAL20LV8ZD
GAL20LV8ZD
GAL20LV8ZD-15QJ
GAL20LV8ZD-25QJ
GAL20V8
|
PDF
|
1N4306
Abstract: 1N941 1N43064
Text: Cal Crystal Lab, Inc./Comclok, Inc. 800-333-9825 TTL CLOCK OSCILLATORS FULL & HALF SIZE MODEL CO 5.0VDC Model CO CO Frequency Range 10kHz ~ 69.999MHz 70MHz ~ 160.0MHz Frequency Stability 100ppm Standard, Optional Tolerances Available 100ppm Standard, Optional Tolerances Available
|
Original
|
10kHz
999MHz
70MHz
100ppm
-55oC
125oC
999MHz:
1N4306
1N941
1N43064
|
PDF
|
GAL20LV8ZD
Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Text: Specifications GAL20LV8ZD GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES I/CLK • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
Original
|
GAL20LV8ZD
GAL20LV8ZD
GAL20LV8ZD-15QJ
GAL20LV8ZD-25QJ
GAL20V8
|
PDF
|
MC74ACT14
Abstract: No abstract text available
Text: Hex Inverter Schmitt Trigger The MC74AC14/74ACT14 contains six logic inverters which accept standard CMOS Input signals TTL levels for MC74ACT14 and provide standard CMOS output levels. They are capable of transforming slowly changing input signals into sharply defined,
|
Original
|
MC74AC14/74ACT14
MC74ACT14)
ACT14
MC74AC14
r14525
MC74AC14/D
MC74ACT14
|
PDF
|
smd 5v
Abstract: hcmos ttl
Text: C32xx Model 5x7 mm SMD, 5V, HCMOS/TTL Frequency Range: Frequency Stability Options: Temperature Range: standard (Option “M”) (Option “E”*) Storage: Input Voltage: Input Current: Output: Symmetry: (Standard “2”) (Option “9”) Rise/Fall Time:
|
Original
|
C32xx
12kHz
20MHz
544MHz
250MHz
200nSec
50pF/10TTL
08-Feb-11
smd 5v
hcmos ttl
|
PDF
|
Untitled
Abstract: No abstract text available
Text: C32xx Model 5x7 mm SMD, 5V, HCMOS/TTL Frequency Range: Frequency Stability Options: Temperature Range: standard (Option “M”) (Option “E”*) Storage: Input Voltage: Input Current: Output: Symmetry: (Standard “2”) (Option “9”) Rise/Fall Time:
|
Original
|
C32xx
12kHz
20MHz
544MHz
250MHz
200nSec
50pF/10TTL
12-Jan-10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: intei 4289 STANDARD MEMORY INTERFACE • 40 Pin Dual In-Line Package Direct Interface to all Standard Memories Allows Read and Write Program Memory Single Package Equivalent of 4008/4009 TTL Compatible Address, Chip Select, Program Memory Data Lines ■ Standard Operating
|
OCR Scan
|
MCS-4/40
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: GAL16LV8ZD Lattica Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Semiconductor Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Com patible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
OCR Scan
|
GAL16LV8ZD
Tested/100%
|
PDF
|
ACT14
Abstract: No abstract text available
Text: AC14 • ACT14 54AC/74AC14 • 54ACT/74ACT14 Hex Inverter Schmitt Trigger Description Connection Diagrams The ’AC/’ACT14 contains six logic inverters which accept standard CMOS input signals TTL levels for ’ACT14 and provide standard CMOS output levels.
|
OCR Scan
|
ACT14
54AC/74AC14
54ACT/74ACT14
ACT14
ACT14)
54/74AC/ACT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GAL20LV8ZD Lattica Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Semiconductor Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Com patible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
OCR Scan
|
GAL20LV8ZD
Tested/100%
|
PDF
|
TTL 7414
Abstract: TTL 7414 data 7414 74LS14 function table 7414 hex not 7414 ttl inverter schmitt trigger 7414 7414 equivalent pin configuration 74LS14 ls14
Text: 7414, LS14 Signetics Schmitt Triggers Hex Inverter Schmitt Trigger Product Specification Logic Products DESCRIPTION The '14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Lattice GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic ; Semiconductor I Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices
|
OCR Scan
|
GAL16LV8ZD
000473b
|
PDF
|
ACT14
Abstract: No abstract text available
Text: AC14 • ACT14 54AC/74AC14 • 54ACT/74ACT14 Hex Inverter Schm itt Trigger Description Connection Diagrams The ’AC/’ACT14 contains six logic inverters which accept standard CMOS input signals TTL levels for ’ACT14 and provide standard CMOS output levels.
|
OCR Scan
|
ACT14
54AC/74AC14
54ACT/74ACT14
ACT14)
54/74AC/ACT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: GD74F04 PRELIMINARY DATA SHEET HEX INVERTER Description Pin Configuration The GD74F04 contains 6 logic inverters which accept standard TTL input signal and standard TTL output level. They have a greater noise margin than conventional inverters. Vcc 6Y 6A 5Y
|
OCR Scan
|
GD74F04
GD74F04
|
PDF
|
schmitt trigger 7414
Abstract: 7414 TTL 7414 7414 ttl inverter TTL 7414 data TTL Schmitt-Trigger Inverters 74ls inverters 1N916 74LS LS14
Text: Signetìcs 7414, LS14 Schmitt Triggers Hex Inverter Schmitt Trigger Product Specification Logic Products DESCRIPTION The '14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Signetics 5 4F14 Schmitt Trigger Hex Inverter Schmitt Trigger Product Specification Military Logic Products DESCRIPTION The 54F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
|
OCR Scan
|
54F14
500ns
|
PDF
|
GD74F04
Abstract: No abstract text available
Text: GD74F04 PRELIMINARY DATA SHEET HEX INVERTER Description The GD74F04 contains 6 logic inverters which accept standard TTL input signal and standard TTL output level. They have a greater noise margin than conventional inverters. Pin Configuration Vcc 6Y 6A 5Y
|
OCR Scan
|
GD74F04
GD74F04
|
PDF
|
