Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VERILOG CODING FOR ANALOG TO DIGITAL CONVERTER Search Results

    VERILOG CODING FOR ANALOG TO DIGITAL CONVERTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    DCL541B01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: High / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542L01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: Low / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    DCL540H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=4:0) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation

    VERILOG CODING FOR ANALOG TO DIGITAL CONVERTER Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    park and clark transformation

    Abstract: HP35665 verilog for ac servo motor encoder PWM simulation matlab 16 bit Array multiplier code in VERILOG analog servo controller for bldc verilog for park transformation resolver Matlab BLDC 3 phase BLDC motor control MATLAB PWM matlab
    Text: New Digital Hardware Control Method for High Performance AC Servo Motor Drive – AcceleratorTM Servo Drive Development Platform for Military Application Toshio Takahashi, International Rectifier As presented at Military Electronics Conference, Sept 24-25, 2002


    Original     		PDF

    verilog code for histogram

    Abstract: XC4000XL
    Text: CUSTOMER SUCCESS STORY Using the Xilinx Verilog Flow for Efficient High-Speed Design A real-life example of a Verilog design that runs as fast as a schematic-based design; a testimonial to an excellent tool flow and to the capability of XC4000XL FPGAs. by Rob Weinstein, Senior Member Technical Staff, and


    Original     		XC4000XL 100MHz, XC4013XL-09 PQ240C 100MHz verilog code for histogram PDF

    BW1221L

    Abstract: No abstract text available
    Text: BW1221L_3CLK 0.35µ µm 10-BIT 30MSPS TRIPLE DAC GENERAL DESCRIPTION The BW1221L_3CLK is a CMOS Triple 10Bit D/A converter for general & video applications. Its typical conversion rate is 30MSPS maximum 50MSPS and supply voltage is 3.3V single. An external 1.0V voltage reference(VREF)


    Original     		BW1221L 10-BIT 30MSPS 10Bit 30MSPS 50MSPS) PDF

    BW1221L

    Abstract: No abstract text available
    Text: 0.35µ µm 10-BIT 80MSPS DUAL DAC BW1221L_2CLK GENERAL DESCRIPTION The BW1221L_2CLK is a CMOS Dual 10Bit D/A converter for general & video applications. Its typical conversion rate is 80MSPS maximum 100MSPS and supply voltage is 3.3V single. An external 1.0V voltage


    Original     		10-BIT 80MSPS BW1221L 10Bit 80MSPS 100MSPS) PDF

    BW1221L

    Abstract: No abstract text available
    Text: BW1221L_3CLK 10BIT 30MSPS TRIPLE DAC GENERAL DESCRIPTION The BW1221L_3CLK is a CMOS Triple 10Bit D/A converter for general & video applications. Its typical conversion rate is 30MSPS maximum 50MSPS and supply voltage is 3.3V single. An external 1.0V voltage


    Original     		BW1221L 10BIT 30MSPS 30MSPS 50MSPS) PDF

    BW1221L

    Abstract: No abstract text available
    Text: BW1221L_2CLK 10BIT 80MSPS DUAL DAC GENERAL DESCRIPTION The BW1221L_2CLK is a CMOS Dual 10Bit D/A converter for general & video applications. Its maximum conversion rate is 80MSPS typical 50MSPS and supply voltage is 3.3V single. An external 1.0V voltage


    Original     		BW1221L 10BIT 80MSPS 80MSPS 50MSPS) 10-Bit PDF

    Verilog code for 2s complement of a number

    Abstract: BW1221L BW1249X bgr 1 application note block diagram of digital Thermometer
    Text: 14BIT 40MSPS SINGLE DAC BW1249X FEATURES GENERAL DESCRIPTION * * * * * This chip is a CMOS triple 14bit D/A converter for general & video applications. Its maximum conversion rate is 40MSPS and supply voltage is 3.3V single. An external optional or internal 1.24V reference


    Original     		14BIT 40MSPS BW1249X 40MSPS BW1221L Verilog code for 2s complement of a number BW1249X bgr 1 application note block diagram of digital Thermometer PDF

    verilog code pipeline square root

    Abstract: AD8138 AD8351 N-7075 tsmc cmos 0.13 um tsmc cmos 0.13 um ADC vhdl coding pipeline adc digital error correction TSMC Flash IP
    Text: PRELIMINARY PRODUCT SPECIFICATION nAD10120-13a 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 10-bit ADC Up to 120 MSPS Conversion Rate Single 1.2 V Power Supply 1.0 V p-p Differential Input Excellent Dynamic Performance 59 dBFS SNR at FIN = 10 MHz


    Original     		nAD10120-13a 10-bit nAD10120-13a N-7075 verilog code pipeline square root AD8138 AD8351 tsmc cmos 0.13 um tsmc cmos 0.13 um ADC vhdl coding pipeline adc digital error correction TSMC Flash IP PDF

    MT9M033

    Abstract: CMOS Sensor to H.264 Scatter-Gather direct memory access SG-DMA verilog code for cavlc encoder tse altera h.264 encoder cabac verilog Altera Digital Camera Development Platform surveillance system diagram h.264 cabac verilog
    Text: Building an IP Surveillance Camera System with a Low-Cost FPGA WP-01133-1.0 White Paper Current market trends in video surveillance present a number of challenges to be addressed, including the move from analog to digital cameras, conversion to high-definition HD video,


    Original     		WP-01133-1 MT9M033 CMOS Sensor to H.264 Scatter-Gather direct memory access SG-DMA verilog code for cavlc encoder tse altera h.264 encoder cabac verilog Altera Digital Camera Development Platform surveillance system diagram h.264 cabac verilog PDF

    vhdl coding for analog to digital converter

    Abstract: CL013G N-7075
    Text: PRODUCT SPECIFICATION nDA10400x2-13m Dual 10-bit 400 MSPS Digital-to-Analog Converter IP FEATURES • • • • • • Dual 10-bit Current Output Transmit DAC Up to 400 MSPS Update Rate Single 1.2 V Power Supply Complementary Current Outputs 1 – 10 mA Adjustable Full Scale Current


    Original     		nDA10400x2-13m 10-bit nDA10400x2-13m N-7075 vhdl coding for analog to digital converter CL013G PDF

    TSMC 0.18 um CMOS

    Abstract: vhdl coding for analog to digital converter adc vhdl cmos tsmc 0.18 0.18-um CMOS technology characteristics TSMC 0.18 um CMOS silicon AD8138 AD8351 N-7075 vlsi design physical verification
    Text: PRELIMINARY PRODUCT SPECIFICATION nAD12110-18a 12-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 12-bit ADC Up to 110 MSPS Conversion Rate Single 1.8 V Power Supply 1.5 V p-p Differential Input Excellent Dynamic Performance 67 dBc SNR at FIN = 10 MHz


    Original     		nAD12110-18a 12-bit nAD12110-18a N-7075 TSMC 0.18 um CMOS vhdl coding for analog to digital converter adc vhdl cmos tsmc 0.18 0.18-um CMOS technology characteristics TSMC 0.18 um CMOS silicon AD8138 AD8351 vlsi design physical verification PDF

    TSMC 0.18 um CMOS

    Abstract: 0.18-um CMOS technology characteristics tsmc 0.18 flash tsmc cmos 0.18 um AD8138 AD8351 N-7075 vhdl coding for analog to digital converter verilog code for adc verilog code of analog mixed mode
    Text: PRELIMINARY PRODUCT SPECIFICATION nAD10110-18a 10-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • • 10-bit ADC Up to 110 MSPS Conversion Rate Single 1.8 V Power Supply 1.5 V p-p Differential Input Excellent Dynamic Performance 59 dBFS SNR at FIN = 10 MHz


    Original     		nAD10110-18a 10-bit nAD10110-18a N-7075 TSMC 0.18 um CMOS 0.18-um CMOS technology characteristics tsmc 0.18 flash tsmc cmos 0.18 um AD8138 AD8351 vhdl coding for analog to digital converter verilog code for adc verilog code of analog mixed mode PDF

    tsmc cmos 0.13 um

    Abstract: N-7075
    Text: PRELIMINARY PRODUCT SPECIFICATION nDA10400x2-13a Dual 10-bit 400 MSPS Digital-to-Analog Converter IP FEATURES • • • • • DIGITAL CONTROL OPM[2:0] CLK0 IOUT0 LATCH • Dual 10-bit Current Output Transmit DAC Up to 400 MSPS Update Rate Single 1.2 V Power Supply


    Original     		nDA10400x2-13a 10-bit nDA10400x2-13a N-7075 tsmc cmos 0.13 um PDF

    tsmc cmos 0.13 um

    Abstract: digital to analog converter vhdl coding vlsi design physical verification 12 bit DAC VHDL CODE N-7075 vhdl coding for analog to digital converter IFSR10 TSMC 0.13 um CMOS
    Text: PRELIMINARY PRODUCT SPECIFICATION nDA10400-13a 10-bit 400 MSPS Digital-to-Analog Converter IP FEATURES • • • • • 10-bit Current Output Transmit DAC Up to 400 MSPS Update Rate Single 1.2 V Power Supply Complementary Current Outputs 1 – 10 mA Adjustable Full Scale Current


    Original     		nDA10400-13a 10-bit nDA10400-13a N-7075 tsmc cmos 0.13 um digital to analog converter vhdl coding vlsi design physical verification 12 bit DAC VHDL CODE vhdl coding for analog to digital converter IFSR10 TSMC 0.13 um CMOS PDF

    verilog coding for analog to digital converter

    Abstract: 10bit DAC 10V output BW1221L
    Text: 10BIT 80MSPS DUAL DAC BW1221L GENERAL DESCRIPTION The BW1221L is a CMOS Dual 10Bit D/A converter for general & video applications. Its maximum conversion rate is 80MSPS typical 50MSPS and supply voltage is 3.3V single. An external 1.0V voltage reference(VREF) and a single resistor


    Original     		10BIT 80MSPS BW1221L BW1221L 80MSPS 50MSPS) BW1221L. verilog coding for analog to digital converter 10bit DAC 10V output PDF

    vhdl coding for analog to digital converter

    Abstract: vlsi design physical verification AD8138 AD8351 CL013G N-7075 vhdl coding pipeline adc digital error correction simple ADC Verilog code digital mixer verilog code
    Text: PRODUCT SPECIFICATION nAD10120x2-13m Dual 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel


    Original     		nAD10120x2-13m 10-bit nAD10120x2-13m N-7075 vhdl coding for analog to digital converter vlsi design physical verification AD8138 AD8351 CL013G vhdl coding pipeline adc digital error correction simple ADC Verilog code digital mixer verilog code PDF

    TSMC 0.18 um CMOS

    Abstract: verilog code for adc verilog code pipeline square root vhdl coding for analog to digital converter AD8138 AD8351 N-7075 0.18-um CMOS technology characteristics vhdl coding for pipeline TSMC Flash IP
    Text: PRELIMINARY PRODUCT SPECIFICATION nAD10110x2-18a Dual 10-bit 110 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel


    Original     		nAD10110x2-18a 10-bit nAD10110x2-18a N-7075 TSMC 0.18 um CMOS verilog code for adc verilog code pipeline square root vhdl coding for analog to digital converter AD8138 AD8351 0.18-um CMOS technology characteristics vhdl coding for pipeline TSMC Flash IP PDF

    vhdl coding for analog to digital converter

    Abstract: analog to digital converter vhdl coding TSMC 0.18 um CMOS digital to analog converter vhdl coding AD8138 AD8351 N-7075 verilog code pipeline square root vlsi design physical verification vhdl code for digital to analog converter
    Text: PRELIMINARY PRODUCT SPECIFICATION nAD10120x2-13a Dual 10-bit 120 MSPS Analog-to-Digital Converter IP FEATURES • • • • • OPM[1:0] CLK EXTREF INP0 • • • • PIPELINE ADC VCM0 INN0 REFP REFN VOLTAGE REFERENCE VCM1 PIPELINE ADC INN1 Communication Receive Channel


    Original     		nAD10120x2-13a 10-bit nAD10120x2-13a N-7075 vhdl coding for analog to digital converter analog to digital converter vhdl coding TSMC 0.18 um CMOS digital to analog converter vhdl coding AD8138 AD8351 verilog code pipeline square root vlsi design physical verification vhdl code for digital to analog converter PDF

    verilog code for DFT

    Abstract: toshiba ASIC analog to digital converter verilog code target FPGA
    Text: Potential FPGA-to-Toshiba-ASIC Migration Design Guide System Solutions from Toshiba America Electronic Components, Inc. Systems Application Engineering SAE Jean Chao, Sr. MTS John Ahn, Sr. MTS Behzad Sanii, MTS Director June 2001 Revision 1 Page 1 Prepared by Systems Application Engineering Team


    Original     		PDF

    X9013

    Abstract: verilog hdl code for encoder verilog code for pseudo random sequence generator in digital FIR Filter verilog code polyphase prbs generator using vhdl vhdl code for pseudo random sequence generator in QPSK using xilinx 171OCT
    Text: DVB Satellite Modulator Core April 19, 1999 Product Specification AllianceCORE Maria Aguilar, Project Coordinator Memec Design Services 1819 S. Dobson Rd., Suite 203 Mesa, AZ 85202 Phone: +1 888-360-9044 in the USA +1 602-491-4311 (international) Fax: +1 602-491-4907


    Original     		PDF

    saf7730

    Abstract: saf7730 audio wind energy simulink matlab turbo codes matlab simulation program Philips SAF7730 64 point FFT radix-4 VHDL documentation CW4512 DMC550 SP1403 saf77
    Text: THE LIST OF RESOURCES SUPPORTING DIGITALSIGNAL PROCESSING CONTINUES TO EXPAND. CHECK OUT THE LATEST ADDITIONS. By Robert Cravotta, Technical Editor www.edn.com Welcome to the 2004 edition of the EDN DSP directory. Despite some companies dropping out of the DSP market, whether due to


    Original     		PDF

    vhdl code for 16 prbs generator

    Abstract: verilog code for pseudo random sequence generator in qpsk modulation VHDL CODE 0x47 EN-300-421 Convolutional vhdl code for pseudo random sequence generator interleaver by vhdl digital FIR Filter VHDL code verilog hdl code for parity generator
    Text: DVB Satellite Modulator Core January 10, 2000 Product Specification AllianceCORE 7810 South Hardy Drive, Suite 104 Tempe, Arizona 85284 USA Phone: +1 888-845-5585 USA +1 480-753-5585 Fax: +1 480-753-5899 E-mail: [email protected] URL: www.memecdesign.com


    Original     		PDF

    8251 intel microcontroller architecture

    Abstract: vhdl source code for 8086 microprocessor 8251 usart verilog coding for asynchronous decade counter verilog code for 8254 timer verilog code for median filter 8251 uart vhdl SERVICE MANUAL oki 32 lcd tv verilog code for iir filter VHDL CODE FOR HDLC controller
    Text: ALTERA MEGAFUNCTION PARTNERS PROGRAM Catalog About this Catalog ® May 1996 AMPP Catalog Contents This catalog provides an introduction to the Altera Megafunction Partners Program, a description of each AMPP megafunction, and a listing of corporate profiles and contact information for each AMPP


    Original     		PDF

    uic4101cp

    Abstract: free verilog code of median filter UIC4101 sound sensor sandisk micro sd sandisk micro sd card pin traffic light control verilog source code verilog for matrix transformation sandisk micro sd card circuit diagram schematic diagram vga to rca
    Text: Automatic Scoring System Third Prize Automatic Scoring System Institution: Huazhong University of Science & Technology Participants: Ya-bei Yang, Zun Li, and Yao Zhao Instructor: Xiao Kan Design Introduction History records what happened in the past. Do you remember the 23rd Olympic Games in Los Angeles?


    Original     		WM8731 16-bit uic4101cp free verilog code of median filter UIC4101 sound sensor sandisk micro sd sandisk micro sd card pin traffic light control verilog source code verilog for matrix transformation sandisk micro sd card circuit diagram schematic diagram vga to rca PDF