Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VHDL CODE PN CODE GENERATOR Search Results

    VHDL CODE PN CODE GENERATOR Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    DM7842J/883 Rochester Electronics LLC DM7842J/883 - BCD/Decimal Visit Rochester Electronics LLC Buy
    9310FM Rochester Electronics LLC 9310 - BCD Decade Counter (Mil Temp) Visit Rochester Electronics LLC Buy
    54LS48J/B Rochester Electronics LLC 54LS48 - BCD-to-Seven-Segment Decoders Visit Rochester Electronics LLC Buy
    TLC32044IFK Rochester Electronics LLC PCM Codec, 1-Func, CMOS, CQCC28, CC-28 Visit Rochester Electronics LLC Buy
    TLC32044IN Rochester Electronics LLC PCM Codec, 1-Func, CMOS, PDIP28, PLASTIC, DIP-28 Visit Rochester Electronics LLC Buy

    VHDL CODE PN CODE GENERATOR Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    verilog code 16 bit LFSR

    Abstract: vhdl code for 7 bit pseudo random sequence generator verilog code 8 bit LFSR vhdl code 12 bit LFSR verilog code 32 bit LFSR vhdl code for pseudo random sequence generator in verilog code for pseudo random sequence generator in verilog code 5 bit LFSR vhdl code for 32 bit pn sequence generator vhdl code for pseudo random sequence generator
    Text: Application Note: Virtex Series and Spartan-II Family R PN Generators Using the SRL Macro Author: Andy Miller and Michael Gulotta XAPP211 v1.0 February 4, 2000 Summary Pseudo-random Noise (PN) generators are at the heart of every spread spectrum system.


    Original     		PDF XAPP211 16-bit SRL16 verilog code 16 bit LFSR vhdl code for 7 bit pseudo random sequence generator verilog code 8 bit LFSR vhdl code 12 bit LFSR verilog code 32 bit LFSR vhdl code for pseudo random sequence generator in verilog code for pseudo random sequence generator in verilog code 5 bit LFSR vhdl code for 32 bit pn sequence generator vhdl code for pseudo random sequence generator

    pn sequence generator

    Abstract: vhdl code 16 bit LFSR verilog code 16 bit LFSR verilog code 8 bit LFSR vhdl code for pseudo random sequence generator vhdl code for 32 bit pn sequence generator vhdl code 8 bit LFSR verilog code for pseudo random sequence generator in qpsk modulation VHDL CODE vhdl code for 9 bit parity generator
    Text: Application Note: Virtex Series, Virtex-II Series, and Spartan-II Family R PN Generators Using the SRL Macro Author: Andy Miller and Michael Gulotta XAPP211 v1.1 January 9, 2001 Summary Pseudo-random Noise (PN) generators are at the heart of every spread spectrum system.


    Original     		PDF XAPP211 16-bit SRL16 pn sequence generator vhdl code 16 bit LFSR verilog code 16 bit LFSR verilog code 8 bit LFSR vhdl code for pseudo random sequence generator vhdl code for 32 bit pn sequence generator vhdl code 8 bit LFSR verilog code for pseudo random sequence generator in qpsk modulation VHDL CODE vhdl code for 9 bit parity generator

    vhdl code for 32 bit pn sequence generator

    Abstract: vhdl code 8 bit LFSR vhdl code 16 bit LFSR vhdl code for pseudo random sequence generator vhdl code for 7 bit pseudo random sequence generator vhdl code for pn sequence generator qpsk modulation VHDL CODE 4 bit pn sequence generator vhdl code for pn sequence generator using lfsr vhdl code 12 bit LFSR
    Text: Application Note: Virtex Series, Virtex-II Series, and Spartan-II Family R PN Generators Using the SRL Macro Author: Andy Miller and Michael Gulotta XAPP211 v1.2 June 14, 2004 Summary Pseudo-random Noise (PN) generators are at the heart of every spread spectrum system.


    Original     		PDF XAPP211 16-bit SRL16 vhdl code for 32 bit pn sequence generator vhdl code 8 bit LFSR vhdl code 16 bit LFSR vhdl code for pseudo random sequence generator vhdl code for 7 bit pseudo random sequence generator vhdl code for pn sequence generator qpsk modulation VHDL CODE 4 bit pn sequence generator vhdl code for pn sequence generator using lfsr vhdl code 12 bit LFSR

    lfsr galois

    Abstract: vhdl code for gold code vhdl code gold sequence code XAPP217 verilog code 16 bit LFSR gold code generator vhdl code for pn sequence generator vhdl code 16 bit LFSR verilog code 8 bit LFSR GOLD CODE
    Text: Application Note: Virtex Series and Spartan-II family R Gold Code Generators in Virtex Devices Author: Maria George, Mujtaba Hamid, and Andy Miller XAPP217 v1.0 June 29, 2000 Summary Gold code generators are used extensively in Code Division Multiple Access (CDMA) systems


    Original     		PDF XAPP217 SRL16 v1999 SRL16 41-stage 41-stage, SRL16Es. lfsr galois vhdl code for gold code vhdl code gold sequence code XAPP217 verilog code 16 bit LFSR gold code generator vhdl code for pn sequence generator vhdl code 16 bit LFSR verilog code 8 bit LFSR GOLD CODE

    vhdl code gold sequence code

    Abstract: vhdl code for gold code vhdl code for pn sequence generator pn sequence generator verilog code 16 bit LFSR lfsr galois gold sequence generator gold code generator GOLD CODE XAPP217
    Text: Application Note: Virtex Series, Virtex-II Series, and Spartan-II family R Gold Code Generators in Virtex Devices Author: Maria George, Mujtaba Hamid, and Andy Miller XAPP217 v1.1 January 10, 2001 Summary Gold code generators are used extensively in Code Division Multiple Access (CDMA) systems


    Original     		PDF XAPP217 SRL16 SRL16 41-stage 41-stage, SRL16Es. vhdl code gold sequence code vhdl code for gold code vhdl code for pn sequence generator pn sequence generator verilog code 16 bit LFSR lfsr galois gold sequence generator gold code generator GOLD CODE XAPP217

    verilog code 16 bit LFSR

    Abstract: vhdl code for pn sequence generator vhdl code for pn sequence generator using lfsr vhdl code PN code generator vhdl code for cdma verilog hdl code for LINEAR BLOCK CODE vhdl code 16 bit LFSR pn sequence generator vhdl pn sequence generator verilog code vhdl code 4 bit LFSR
    Text: Applications - S o f t w a re HDL Coding for PSEUDO-RANDOM Noise Generators Inferring Virtex SRL macros results in extremely efficient Linear Feedback Shift Register implementations. by Mike Gulotta, Field Application Engineer, Xilinx, [email protected]


    Original     		PDF

    on Costas Loop on FPGA

    Abstract: wavelet transform simulink qam by simulink matlab 16 qam demodulator vhdl code for discrete wavelet transform xilinx vhdl code vhdl code for qam DS-SYSGEN-4SL-PC SRL16 project simulink
    Text: Push-button Performance using System Generator for DSP Push-button bitstream generation from Simulink to FPGA Xilinx FPGAs have become the preferred choice for many highperformance, programmable DSP applications. However, you may not be familiar with our FPGA


    Original     		PDF

    vhdl code 16 bit LFSR

    Abstract: verilog code 16 bit LFSR vhdl code for 32 bit pn sequence generator VHDL 32-bit pn sequence generator vhdl code for shift register using d flipflop vhdl code for pn sequence generator SRL16 fpga cdma by vhdl examples vhdl code for rs232 receiver using fpga vhdl code 16 bit LFSR with VHDL simulation output
    Text: Application Note: Spartan-3 FPGA Series R Using Look-Up Tables as Shift Registers SRL16 in Spartan-3 Generation FPGAs XAPP465 (v1.1) May 20, 2005 Summary The SRL16 is an alternative mode for the look-up tables where they are used as 16-bit shift registers. Using this Shift Register LUT (SRL) mode can improve performance and rapidly lead


    Original     		PDF SRL16) XAPP465 SRL16 16-bit vhdl code 16 bit LFSR verilog code 16 bit LFSR vhdl code for 32 bit pn sequence generator VHDL 32-bit pn sequence generator vhdl code for shift register using d flipflop vhdl code for pn sequence generator fpga cdma by vhdl examples vhdl code for rs232 receiver using fpga vhdl code 16 bit LFSR with VHDL simulation output

    picoblaze

    Abstract: 8 BIT ALU design with vhdl code z80 vhdl pic 8051 4 BIT ALU design with verilog vhdl code pic 18f microcontroller vhdl code for 8 bit alu kcpsm3 mips vhdl code picoblaze kcpsm3
    Text: PicoBlaze 8-bit Microcontroller Reference Design for FPGAs and CPLDs There are literally dozens of 8-bit microcontroller architectures and instruction sets. Modern FPGAs can efficiently implement practically any 8-bit microcontroller, and available FPGA soft cores


    Original     		PDF 20-0312557-M picoblaze 8 BIT ALU design with vhdl code z80 vhdl pic 8051 4 BIT ALU design with verilog vhdl code pic 18f microcontroller vhdl code for 8 bit alu kcpsm3 mips vhdl code picoblaze kcpsm3

    XAPP029

    Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
    Text: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.


    Original     		PDF Q4-01 XAPP004 XAPP005 XC3000 Desi49 XC18V00, XC9500XL, XC9500XV, XAPP501 XC9500, XAPP029 adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper

    wavelet transform simulink

    Abstract: on Costas Loop on FPGA 16 qam demodulator vhdl code for discrete wavelet transform wavelet transform verilog QAM verilog matlaB SRL16 wavelet transform FPGA costas loop
    Text: System Generator for DSP A Powerful High-level DSP Modeling Environment Xilinx FPGAs have become the preferred choice for many highperformance, programmable DSP applications. However, you may not be familiar with our usual FPGA design tools and processes, and you


    Original     		PDF

    verilog code 16 bit LFSR

    Abstract: vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR verilog hdl code for parity generator 8 shift register by using D flip-flop SRL16 vhdl code Pseudorandom Streams Generator VHDL 32-bit pn sequence generator
    Text: Application Note: Virtex Series, Virtex-II Series and Spartan-II family R XAPP220 v1.1 January 11, 2001 LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback Shift Registers (LFSRs) are commonly used in applications where pseudorandom bit streams are required. LFSRs are the functional building blocks of circuits like the


    Original     		PDF XAPP220 XAPP211) XAPP217) SRL16 41-stage, 41-stage SRL16s. verilog code 16 bit LFSR vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR verilog hdl code for parity generator 8 shift register by using D flip-flop SRL16 vhdl code Pseudorandom Streams Generator VHDL 32-bit pn sequence generator

    4 bit binary multiplier Vhdl code

    Abstract: system generator matlab ise rgb yuv vhdl gray rgb yuv vhdl color space converter YUV RGB ITU-R BT.709 IBM 2568 vhdl code for matrix multiplication C 6492-0 conversion of binary data into gray code in vhdl rgb to ycbcr four matrix multipliers
    Text: Application Note: Virtex-4, Virtex-II Pro, Virtex-II, Spartan-3 R Color-Space Converter: YCrCb to RGB Author: Gabor Szedo XAPP931 v1.1 October 13, 2006 Summary This application note describes the implementation of a YCrCb color space to an RGB Color space conversion circuit necessary in many video designs. The reference design files include


    Original     		PDF XAPP931 prov7822-4, JTC1/SC29/WG11 4 bit binary multiplier Vhdl code system generator matlab ise rgb yuv vhdl gray rgb yuv vhdl color space converter YUV RGB ITU-R BT.709 IBM 2568 vhdl code for matrix multiplication C 6492-0 conversion of binary data into gray code in vhdl rgb to ycbcr four matrix multipliers

    4 bit binary multiplier Vhdl code

    Abstract: DSP48 XAPP930 rgb to ycbcr four matrix multipliers color space converter vhdl rgb ycbcr BT.709 XC3S1000 XC4VSX35 FF668 FG320
    Text: Application Note: Virtex-4, Virtex-II, Virtex-II Pro, Spartan-3 R Color-Space Converter: RGB to YCrCb Author: Gabor Szedo XAPP930 v1.0.1 August 27, 2007 Summary This application note describes the implementation of an RGB color space to a YCbCr color space conversion circuit necessary in many video designs. The reference design files include


    Original     		PDF XAPP930 4 bit binary multiplier Vhdl code DSP48 XAPP930 rgb to ycbcr four matrix multipliers color space converter vhdl rgb ycbcr BT.709 XC3S1000 XC4VSX35 FF668 FG320

    lms algorithm using verilog code

    Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA
    Text: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of


    Original     		PDF

    Triton P54C

    Abstract: cy7c37128 62128 SRAM adapter 48-pin TSOP CY7C37192 CYM74P436 CY3501A CY7C37512 MIB 30 Product Selector Guide
    Text: Product Selector Guide Fast Static RAMs Organization/Density Density X1 X4 X4 SIO X8 4K 7C147 2147 7C123 7C148 7C149 7C150 2148 2149 7C122 9122 93422 16K 7C167A 7C168A 7C128A 6116 64K to 72K 7C187 7C164 7C166 7C185 6264 7C182 256K to 288K 7C197 7C194 7C195


    Original     		PDF 7C147 7C123 7C148 7C149 7C150 7C122 7C167A 7C168A 7C128A 7C187 Triton P54C cy7c37128 62128 SRAM adapter 48-pin TSOP CY7C37192 CYM74P436 CY3501A CY7C37512 MIB 30 Product Selector Guide

    2M X 32 Bits 72-Pin Flash SO-DIMM

    Abstract: AN2131QC Triton P54C SO-DIMM 72pin 32bit 5V 2M AN2131-DK001 AN2131SC vhdl code for pipelined matrix multiplication VIC068A user guide parallel interface ts vhdl 7C037
    Text: GO TO WEB MAIN INDEX 3URGXFW 6HOHFWRU *XLGH Static RAMs Organization/Density Overview Density X1 X4 X8 X9 X16 X18 X32 X36 7C148 7C149 7C150 4 Kb 16 Kb 7C167A 7C168A 7C128A 6116 64 Kb to 72 Kb 7C187 7C164 7C166 7C185 6264 7C182 256 Kb to 288 Kb 7C197 7C194


    Original     		PDF 7C148 7C149 7C150 7C167A 7C168A 7C128A 7C187 7C164 7C166 7C185 2M X 32 Bits 72-Pin Flash SO-DIMM AN2131QC Triton P54C SO-DIMM 72pin 32bit 5V 2M AN2131-DK001 AN2131SC vhdl code for pipelined matrix multiplication VIC068A user guide parallel interface ts vhdl 7C037

    free vHDL code of median filter

    Abstract: free verilog code of median filter verilog code for UART with BIST capability verilog code for 2D linear convolution rx UART AHDL design verilog code for 2D linear convolution filtering vhdl median filter verilog code for median filter 8051 interface ppi 8255 vhdl code direct digital synthesizer
    Text: AMPP Catalog February 1997 About this Catalog February 1997 AMPP Catalog Contents This catalog describes the Altera® Megafunction Partners Program AMPP . The catalog also provides megafunction descriptions and partner profiles for each AMPP partner. The information in this catalog is


    Original     		PDF

    verilog code for 2D linear convolution

    Abstract: verilog code for GPS correlator vhdl code numeric controlled oscillator pipeline rx UART AHDL design verilog code car parking free verilog code of median filter verilog code for 2D linear convolution filtering verilog code for median filter 16 QAM modulation verilog code LED Dot Matrix vhdl code
    Text: AMPP Catalog February 1997 AMPP Catalog February 1997 M-CAT-AMPP-02 Altera, AHDL, AMPP, OpenCore, MAX, MAX+PLUS, MAX+PLUS II, FLEX, FLEX 10K, FLEX 8000, MAX 9000, MAX 7000, EPF10K10, EPF10K20, EPF10K30, EPF10K40, EPF10K50, EPF10K70, EPF10K100, EPF8282, EPF82828A, EPF8452, EPF8452A, EPF8636A, EPF8820, EPF8820A, EPF8118,


    Original     		PDF M-CAT-AMPP-02 EPF10K10, EPF10K20, EPF10K30, EPF10K40, EPF10K50, EPF10K70, EPF10K100, EPF8282, EPF82828A, verilog code for 2D linear convolution verilog code for GPS correlator vhdl code numeric controlled oscillator pipeline rx UART AHDL design verilog code car parking free verilog code of median filter verilog code for 2D linear convolution filtering verilog code for median filter 16 QAM modulation verilog code LED Dot Matrix vhdl code

    Untitled

    Abstract: No abstract text available
    Text: Speedster22i Macro Cell Library UG021 v1.5 – Mar 29, 2013 www.achronix.com Copyright Info Copyright 2006–2013 Achronix Semiconductor Corporation. All rights reserved. Achronix and Speedster are trademarks of Achronix Semiconductor Corporation. All other trademarks


    Original     		PDF Speedster22i UG021

    cy3341

    Abstract: 64K X 4 CACHE SRAM CY7C190 pasic380 cy7c189 palce22v10 programming guide palce16v8 programming algorithm STATIC RAM 6264 vhdl code for 8-bit parity checker 64x18 synchronous sram
    Text: Product Selector Guide Static RAMs Organization/Density Density X1 X4 X4 SIO 7C147 2147 7C123 7C148 7C149 7C150 7C189 7C190 2148 2149 7C122 9122 93422 7C167A 7C168A 7C169A 7C170A 7C171A 7C172A 7C128A 7C187 7C164 7C166 7C161 7C162 7C185 6264 7C182 7C197 7C194


    Original     		PDF 7C147 7C123 7C148 7C149 7C150 7C189 7C190 7C122 7C167A 7C168A cy3341 64K X 4 CACHE SRAM CY7C190 pasic380 cy7c189 palce22v10 programming guide palce16v8 programming algorithm STATIC RAM 6264 vhdl code for 8-bit parity checker 64x18 synchronous sram

    matched filter in vhdl

    Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
    Text: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000


    Original     		PDF Q4-01 XC3000 XC4000E XC4000 XC4000/XC5200 matched filter in vhdl XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch

    verilog code for 2-d discrete wavelet transform

    Abstract: XAPP921c simulink universal MOTOR in matlab turbo encoder model simulink matched filter simulink simulink model for kalman filter using vhdl umts simulink fpga based wireless jamming networks dvb-rcs chip XAPP569
    Text: XtremeDSP Solutions Selection Guide March 2008 INTRODUCTION Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35


    Original     		PDF

    vhdl code for DES algorithm

    Abstract: XAPP921c FLOATING POINT PROCESSOR TMSC6000 pulse compression radar fir filter matlab code LMS adaptive filter simulink model verilog code for lms adaptive equalizer for audio LMS simulink 3SD1800A XILINX vhdl code REED SOLOMON encoder decoder fir filter with lms algorithm in vhdl code
    Text: XtremeDSP Solutions Selection Guide June 2008 Introduction Contents DSP System Solutions.4 DSP Devices.17 Development Tools.25 Complementary Solutions.33 Resources.35


    Original     		PDF