X9002 Search Results

X9002 Price and Stock

Filter by Manufacturer


Maxim Integrated Products MAX9002EUA- IC AMP COMP 8UMAX
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	MAX9002EUA-	Tube	187		1	1 $7.03 10 $4.785 100 $3.5502 1000 $2.88094 10000 $2.7125	Buy Now
Maxim Integrated Products MAX9002ESA- IC AMP COMP 8SOIC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	MAX9002ESA-	Tube	14		1	1 $4.95 10 $3.364 100 $2.7125 1000 $2.7125 10000 $2.7125	Buy Now
Fairview Microwave Inc FMMX9002 MIXER SMA 2 GHZ 19 DBM IQ
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	FMMX9002	Bag			1	1 $3237.67 10 $3237.67 100 $3237.67 1000 $3237.67 10000 $3237.67	Buy Now
Gowanda Electronics Corporation 50PX9002V VERTICAL TOROIDAL INDUCTOR
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	50PX9002V	Bulk			129	1 - 10 - 100 - 1000 $6.00372 10000 $6.00372	Buy Now
Avnet Americas	50PX9002V	Bulk			75	1 - 10 - 100 $5.8547 1000 $3.3925 10000 $3.3925	Buy Now
Gowanda Electronics Corporation 50PX9002H HORIZONTAL TOROIDAL INDUCTOR
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	50PX9002H	Bulk			129	1 - 10 - 100 - 1000 $14.69574 10000 $14.69574	Buy Now
Avnet Americas	50PX9002H	Bulk			25	1 - 10 - 100 $14.6902 1000 $14.5403 10000 $14.5403	Buy Now

Find more X9002 price and stock on Findchips.com

X9002 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)	Original	XC5200 dedicated24 PQ160 TQ176 PG191 HQ208 PQ208 PG223 BG225 HQ240	PDF
X9009 Abstract: r13-112 switch XC3000 XC4000 XC5200 XC5202 XC5204 XC5206 X-9009 XC5215 Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)	Original	XC5200 PQ160 TQ176 PG191 HQ208 PQ208 PG223 BG225 HQ240 PQ240 X9009 r13-112 switch XC3000 XC4000 XC5202 XC5204 XC5206 X-9009 XC5215	PDF
LC1 D18 wiring diagram Abstract: 8165 input chip chart XC520 XC5200 Family XC5202 XC5204 XC5206 XC5210 XC5215 XC3000 Text: Product Obsolete or Under Obsolescence XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology	Original	XC5200 PQ160 TQ176 PG191 HQ208 PQ208 PG223 BG225 HQ240 PQ240 LC1 D18 wiring diagram 8165 input chip chart XC520 XC5200 Family XC5202 XC5204 XC5206 XC5210 XC5215 XC3000	PDF
A23 780-4 Abstract: vhdl code for 8-bit BCD adder star delta wiring diagram with timer CI 7448 XC6200 XC4013XL PIN BG256 100352 The 555 Timer Applications Sourcebook schemat xilinx xc3000a MARKING CODE Text: The Programmable Logic Data Book April 1998 R , XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc.	Original	XC2064, XC3090, XC4005, XC-DS501, Versa108 XC95144 XC95216 XC95288 XC9536 XC9572 A23 780-4 vhdl code for 8-bit BCD adder star delta wiring diagram with timer CI 7448 XC6200 XC4013XL PIN BG256 100352 The 555 Timer Applications Sourcebook schemat xilinx xc3000a MARKING CODE	PDF
AS 108-120 Abstract: LC1 D12 10 K1882 nec d 882 p datasheet XAPP 138 data XC5200 XC3000 XC4000 XC5202 XC5204 Text: XC5200 Series Field Programmable Gate Arrays R November 5, 1998 Version 5.2 7* Product Specification Features - • Low-cost, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology - 256 to 1936 logic cells (3,000 to 23,000 “gates”)	Original	XC5200 TQ176 PG191 HQ208 PQ208 PG223 BG225 HQ240 PQ240 XC5210-6PQ208C AS 108-120 LC1 D12 10 K1882 nec d 882 p datasheet XAPP 138 data XC3000 XC4000 XC5202 XC5204	PDF
AR745 Abstract: No abstract text available Text: Datasheet \| Operating System AlliedWare Operating System AlliedWare Layer 3 Fully Featured Operating System AlliedWare is Allied Telesis' feature-rich first generation operating system. It serves as the foundation for Allied Telesis' original Layer 3 switches and routers. AlliedWare includes the	Original		PDF
SERVICE MANUAL OF FLUKE 175 Abstract: SHARP IC 701 I X11 dot led display large size with circuit diagram IR power mosfet switching power supply The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard distributed control system of power plant 100352 XC3090-100PG175 xc95144 pinout Text: R , XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner,	Original	XC2064, XC3090, XC4005, XC-DS501, SERVICE MANUAL OF FLUKE 175 SHARP IC 701 I X11 dot led display large size with circuit diagram IR power mosfet switching power supply The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard distributed control system of power plant 100352 XC3090-100PG175 xc95144 pinout	PDF
AS 108-120 Abstract: LC1 D12 10 LC1 D18 wiring diagram X4963 LC1 D12 P7 XC3000 XC4000 XC5200 XAPP 017 XC5204 Text: 1 1 XC5200 Series Field Programmable Gate Arrays  December 10, 1997 Version 5.0 1 4* Features Product Specification • • Low-cost, process-optimized, register/latch rich, SRAM based reprogrammable architecture - 0.5µm three-layer metal CMOS process technology	Original	XC5200 XC5202 XC5204 XC5206 XC5210 XC5215 PQ100 VQ100 TQ144 PG156 AS 108-120 LC1 D12 10 LC1 D18 wiring diagram X4963 LC1 D12 P7 XC3000 XC4000 XAPP 017 XC5204	PDF
7448 bcd to seven segment decoder Abstract: 7448 seven segment display data sheet datasheet 7448 BCD to Seven Segment display CI 7448 The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard SERVICE MANUAL OF FLUKE 175 100352 The Transistor Manual Japanese 1993 xc95144 pinout Text: The Programmable Logic Data Book July 1998 R , XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc.	Original	XC2064, XC3090, XC4005, XC-DS501, VersaR467-9828 7448 bcd to seven segment decoder 7448 seven segment display data sheet datasheet 7448 BCD to Seven Segment display CI 7448 The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard SERVICE MANUAL OF FLUKE 175 100352 The Transistor Manual Japanese 1993 xc95144 pinout	PDF
XILINX/HD-SDI over sd Abstract: CTXIL103 smpte 424m to itu 656 smpte rp 198 3g hd sdi regenerator reclocker smpte 424m to smpte 274m Block diagram on monochrome tv transmitter 54 mhz crystal oscillator XAPP514 2048x1080 Text: Audio/Video Connectivity Solutions for Virtex-II Pro and Virtex-4 FPGAs Reference Designs for the Broadcast Industry: Volume 1 XAPP514 v4.0.1 October 15, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of	Original	XAPP514 AES3-2003, UG073: XILINX/HD-SDI over sd CTXIL103 smpte 424m to itu 656 smpte rp 198 3g hd sdi regenerator reclocker smpte 424m to smpte 274m Block diagram on monochrome tv transmitter 54 mhz crystal oscillator XAPP514 2048x1080	PDF
verilog code 8 bit LFSR in scrambler Abstract: SDI scrambler XAPP298 sdi verilog code transmitter test bench parallel scrambler verilog code 10 bit LFSR in scrambler XAPP247 XAPP288 61179 vhdl code SDI transmitter Text: Application Note: Virtex-II Multimedia and MicroBlaze Development Board Serial Digital Interface SDI Video Encoder R XAPP298 (v1.0) November 2, 2001 Summary Author: John F. Snow The ANSI/SMPTE 259M-1997 standard specifies a serial digital interface (SDI) for digital video	Original	XAPP298 259M-1997 525-line, 625-line, XAPP299: XAPP247: XAPP248: verilog code 8 bit LFSR in scrambler SDI scrambler XAPP298 sdi verilog code transmitter test bench parallel scrambler verilog code 10 bit LFSR in scrambler XAPP247 XAPP288 61179 vhdl code SDI transmitter	PDF
X9001 Abstract: No abstract text available Text: ykiyjxivki 19-0499; Rev 1; 7/98 Low-Power, High-Speed, Single-Supply Op A m p + C o m p a r a t o r + R e f e r e n c e ICs Description Features The MAX9000 family features the combination of a high speed operational amplifier, a 185ns comparator, and a	OCR Scan	MAX9002/MAX9005) 25MHz) 250pF 185ns MAX9000/ MAX9001 AX9003N X9001	PDF
Untitled Abstract: No abstract text available Text: ykiyjxivki 19-0499; Rev 0; 2/98 Low-Power, High-Speed, Single-Supply Op A m p + C o m p a r a t o r + R e f e r e n c e ICs Description Features The MAX9000 family features the combination of a high speed operational amplifier, a 185ns comparator, and a	OCR Scan	MAX9000 185ns MAX9001/MAX9004 MAX9000/MAX9001/MAX9002	PDF
Nippon capacitors Abstract: No abstract text available Text: 19-0499; Rev 1; 7/98 Low-Power, High-Speed, Single-Supply Op A m p + C o m p a r a t o r + R e f e r e n c e ICs Description Features The MAX9000 family features the combination of a high speed operational amplifier, a 185ns comparator, and a precision 1.230V reference. These devices operate from a	OCR Scan	MAX9002/MAX9005) 25MHz) 250pF 185ns Nippon capacitors	PDF