LFSR COUNTER
Abstract: 1969 fairchild X5801 XC3000 XC4000 XC4000E XC4010E 145146 74 XOR GATE math polynomials
Text: Efficient Shift Registers, LFSR Counters, and Long PseudoRandom Sequence Generators August 1995 Application Note By PETER ALFKE Summary Shift registers longer than eight bits can be implemented most efficiently in XC4000E RAM. Using Linear Feedback Shift-Register LFSR counters to address the RAM makes the design even simpler. This application note describes
|
Original
|
PDF
|
XC4000E
32-bit
100-bit
001xxx-xx
LFSR COUNTER
1969 fairchild
X5801
XC3000
XC4000
XC4010E
145146
74 XOR GATE
math polynomials
|
LFSR COUNTER
Abstract: 8 bit LFSR LFSR 74 XOR GATE 32-bit shift register math polynomials XNOR GATE application XNOR FAIRCHILD 127-bit XNOR three inputs
Text: APPLICATION NOTE Efficient Shift Registers, LFSR Counters, and Long PseudoRandom Sequence Generators XAPP 052 July 7,1996 Version 1.1 Application Note by Peter Alfke Summary Shift registers longer than eight bits can be implemented most efficiently in XC4000E Select-RAMTM. Using Linear Feedback
|
Original
|
PDF
|
XC4000E
32-bit
100-bit
LFSR COUNTER
8 bit LFSR
LFSR
74 XOR GATE
32-bit shift register
math polynomials
XNOR GATE application
XNOR FAIRCHILD
127-bit
XNOR three inputs
|
8 bit LFSR
Abstract: LFSR COUNTER 4bit LFSR XNOR three inputs 8 bit LFSR advantages LFSR LFSR lookup table IBM Microelectronics 8 bit LFSR applications
Text: Application Note July 1997 Designing High-Speed Counters in ORCA FPGAs Using the Linear Feedback Shift Register Technique Introduction This application note contains information on designing high-speed, FPGA-based counters using the maximal-length linear feedback shift register LFSR
|
Original
|
PDF
|
15-bit
AP97-013FPGA
AP95-007FPGA)
8 bit LFSR
LFSR COUNTER
4bit LFSR
XNOR three inputs
8 bit LFSR advantages
LFSR
LFSR lookup table
IBM Microelectronics
8 bit LFSR applications
|
UT80CRH196KD
Abstract: No abstract text available
Text: UTMC APPLICATION NOTE UT80CRH196KD Error Detection and Correction Functionality The UT80CRH196KD provides flow through Error Detection and Correction EDAC for external memory accesses. When enabled, the EDAC will produce check bits for any external memory
|
Original
|
PDF
|
UT80CRH196KD
|
9148H
Abstract: UT80CRH196KD
Text: UTMC APPLICATION NOTE UT80CRH196KD Error Detection and Correction Functionality The UT80CRH196KD provides flow through Error Detection and Correction EDAC for external memory accesses. When enabled, the EDAC will produce check bits for any external memory
|
Original
|
PDF
|
UT80CRH196KD
9148H
|
operation of sr latch using nor gates
Abstract: J-K latches octal S-R latch
Text: Logic Reference Guide Advanced Micro Devices INTRODUCTION Throughout this data book and design guide we have assumed that you have a good working knowledge of logic. Unfortunately, there always comes a time when you are called on to remember something which can
|
Original
|
PDF
|
0000A-1
operation of sr latch using nor gates
J-K latches
octal S-R latch
|
Untitled
Abstract: No abstract text available
Text: 74AUP1G57 TinyLogic Low Power Universal Configurable TwoInput Logic Gate Features Description ̇ ̇ 0.8V to 3.6V VCC Supply Operation ̇ High Speed tPD - 2.9ns: Typical at 3.3V ̇ ̇ Power-Off High-Impedance Inputs and Outputs The 74AUP1G57 is a universal configurable 2-input
|
Original
|
PDF
|
74AUP1G57
74AUP1G57
|
XNOR FAIRCHILD
Abstract: IGBT DRIVER SCHEMATIC 3 PHASE 74AUP1G57 74AUP1G57FHX 74AUP1G57L6X JESD22-A114 XNOR 74 xnor
Text: 74AUP1G57 TinyLogic Low Power Universal Configurable TwoInput Logic Gate Features Description 0.8V to 3.6V VCC Supply Operation High Speed tPD - 2.9ns: Typical at 3.3V Power-Off High-Impedance Inputs and Outputs The 74AUP1G57 is a universal configurable 2-input
|
Original
|
PDF
|
74AUP1G57
74AUP1G57
XNOR FAIRCHILD
IGBT DRIVER SCHEMATIC 3 PHASE
74AUP1G57FHX
74AUP1G57L6X
JESD22-A114
XNOR 74
xnor
|
74AUP1G56
Abstract: No abstract text available
Text: 74AUP1G56 TinyLogic Low Power Universal Configurable Two-Input Logic Gate Open Drain Output Features Description • • 0.8 V to 3.6 V VCC Supply Operation Extremely High Speed tPD - 3.2 ns: Typical at 3.3 V Power-Off High-Impedance Inputs and Outputs
|
Original
|
PDF
|
74AUP1G56
74AUP1G56
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
cmos gate nand nor xor
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
cmos gate nand nor xor
|
|
DCT 114
Abstract: ic xnor A115-A C101 SN74LVC1G99 SN74LVC1G99DCTR SN74LVC1G99YZPR cmos gate nand nor xor XNOR ic
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
24-mA
000-V
A114-A)
DCT 114
ic xnor
A115-A
C101
SN74LVC1G99
SN74LVC1G99DCTR
SN74LVC1G99YZPR
cmos gate nand nor xor
XNOR ic
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G57 CONFIGURABLE MULTIPLEĆFUNCTION GATE SCES414G − NOVEMBER 2002 − REVISED SEPTEMBER 2003 D Available in the Texas Instruments DBV OR DCK PACKAGE TOP VIEW NanoStar and NanoFree Packages D D D D D D D D Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G57
SCES414G
24-mA
000-V
A114-A)
A115-A)
|
A115-A
Abstract: C101 SN74LVC1G57
Text: SN74LVC1G57 CONFIGURABLE MULTIPLEĆFUNCTION GATE SCES414G − NOVEMBER 2002 − REVISED SEPTEMBER 2003 D Available in the Texas Instruments DBV OR DCK PACKAGE TOP VIEW NanoStar and NanoFree Packages D D D D D D D D Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G57
SCES414G
24-mA
000-V
A114-A)
A115-A)
A115-A
C101
SN74LVC1G57
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1G99 ULTRA-CONFIGURABLE MULTIPLE-FUNCTION GATE WITH 3-STATE OUTPUT www.ti.com SCES609E – SEPTEMBER 2004 – REVISED OCTOBER 2007 FEATURES 1 • Available in Texas Instruments NanoFree Package • Supports 5-V VCC Operation • Inputs Accept Voltages to 5.5 V
|
Original
|
PDF
|
SN74LVC1G99
SCES609E
000-V
A114-A)
A115-A)
24-mA
|
32 bit carry select adder in vhdl
Abstract: No abstract text available
Text: Introduction to Digital Design Using Digilent FPGA Boards ─ Block Diagram / VHDL Examples Richard E. Haskell Darrin M. Hanna Oakland University, Rochester, Michigan LBE Books Rochester Hills, MI Copyright 2009 by LBE Books, LLC. All rights reserved. ISBN 978-0-9801337-6-9
|
Original
|
PDF
|
mux21a
32 bit carry select adder in vhdl
|
Z8000
Abstract: "hamming code"
Text: Am2960 Cascadable 16-Bit Error Detection and Correction Unit ADVANCED DATA DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION • Modified Hamming Code Detects multiple errors and corrects single bit errors in a parallel data word. Ideal for use in dynam ic memory
|
OCR Scan
|
PDF
|
Am2960
16-Bit
Am2960s
32-bit
64-bit
Z8000
"hamming code"
|
Untitled
Abstract: No abstract text available
Text: Signetics 2960 Error D etection a n d Correction EDC Unit Product Specification Logic Products FEATURES • Boosts Memory Reliability — Corrects all single-bit errors. Detects all double and some triple-bit errors. Reliability of dynamic RAM systems is
|
OCR Scan
|
PDF
|
60-fold.
64-Bit
L003750S
|
74F2960
Abstract: No abstract text available
Text: MC74F2960/ Am2960 MC74F2960A Advance Information E R R O R D E T E C T IO N A N D C O R R E C T IO N C IR C U IT E R R O R D E T E C T IO N A N D C O R R E C T IO N C IR C U IT A D V A N C E D LOW POW ER SCH O TTK Y The MC74F2960 w ill be dual m arked w ith th e A M D p art num ber
|
OCR Scan
|
PDF
|
MC74F2960/
Am2960
MC74F2960A
MC74F2960
MC74F2960A
74F2960
|