Z180
Abstract: Z380 srca 10bbb Z80 instruction set
Text: Z380 USER'S MANUAL ZILOG USER’s MANUAL CHAPTER 5 INSTRUCTION SET 5.1 INTRODUCTION The Z380™ CPU instruction set is a superset of the Z80 CPU and the Z180 MPU; the Z380 CPU is opcode compatible with the Z80 CPU/Z180 MPU. Thus, a Z80/Z180 program can be executed on a Z380 CPU without modification. The
|
Original
|
Z380TM
Z380TM
CPU/Z180
Z80/Z180
16/32-Bit
DC-8297-03
Z180
Z380
srca 10bbb
Z80 instruction set
|
PDF
|
Z80 Assembly Language Programming Manual
Abstract: Z8S180 instruction manual Z8S180 Z80180 technical manual Z80180 Z8L180 UM005001-ZMP0400
Text: Z 8018x Fam il y M PU Us e r M anual 173 Software Architecture INSTRUCTION SET The Z80180 is object code-compatible with the Z80 CPU. Refer to the Z80 CPU Technical Manual or the Z80 Assembly Language Programming Manual for further details. Table 26. Instruction Set Summary
|
Original
|
8018x
Z80180
16-bit
UM005001-ZMP0400
Z8018x
Z80 Assembly Language Programming Manual
Z8S180 instruction manual
Z8S180
Z80180 technical manual
Z8L180
UM005001-ZMP0400
|
PDF
|
Z80 CPU
Abstract: Z80 PIO CTC SIO DMA z80 qfp 80 pin Z84C15 Z8S180 Z80-CPU z80 qfp S180 Z80180 Z84C90
Text: Datacom Z80/Z180 Embedded Controllers SI0 PI0 PI0 Block Diagram Zilog Superintegration Pr oducts Guide CGC OSC S10 Z84015/Z84C15 Support Products Call Zilog for Additional ThirdParty Support 2 Ch ASCI Enhanced Z80+ Clock Two16-Bit CPU Serial I/O Timers
|
Original
|
Z80/Z180
Z84C90
Z84015/Z84C15
Two16-Bit
Z8S180/Z8L180
Z80180
Z8L180
Z84015
16-Bit
Z80 CPU
Z80 PIO CTC SIO DMA
z80 qfp 80 pin
Z84C15
Z8S180
Z80-CPU
z80 qfp
S180
Z80180
Z84C90
|
PDF
|
TLCS-Z80
Abstract: No abstract text available
Text: TOSHIBA TMPZ84C61AP-6 TMPZ84C61AP-6 TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C61A is a clock generator/controller CGC for the TLCS-Z80 Family (Microprocessor (MPU) and its peripheral LSIs) fabricated w ith Toshiba’s CMOS Silicon
|
OCR Scan
|
TMPZ84C61AP-6
TLCS-Z80
TMPZ84C61A
|
PDF
|
TLCS-Z80
Abstract: z80 mpu TMPZ84C61 MR12000-C20 TMPZ84C60P TMPZ84C61AP-6 12MHZ
Text: TOSHIBA TMPZ84C61AP-6 TMPZ84C61AP-6 TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C61A is a clock generator/controller CGC for the TLCS-Z80 Family (Microprocessor (MPU) and its peripheral LSIs) fabricated w ith Toshiba’s CMOS Silicon
|
OCR Scan
|
TMPZ84C61AP-6
TMPZ84C61AP-6
TLCS-Z80
TMPZ84C61A
z80 mpu
TMPZ84C61
MR12000-C20
TMPZ84C60P
12MHZ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TOSHIBA TMPZ84C61AP-6 TMPZ84C61AP-6 TLCS-Z80 CGC : Z80 CLOCK GENERATOR/CONTROLLER 1. G EN ER A L DESCRIPTION A N D FEATURES The TMPZ84C61A is a clock generator/controller CGC for the TLCS-Z80 F am ily (Microprocessor (MPU) and its peripheral L SIs) fabricated with Toshiba’s CMOS Silicon
|
OCR Scan
|
TMPZ84C61AP-6
TLCS-Z80
TMPZ84C61A
PZ84C61A
TLCS-Z80
|
PDF
|
Z8070
Abstract: Z800 zilog z800 Z8108 Z8208 Z800 1983 393 AF ME20 Z80 CPU Instruction Set Z8116
Text: Z800 NPU Fam ily • 7 J iM M llO y P relim inary Product Specification September 1983 ■ Enhanced Z80 instruction set that maintains object-code compatibility with Z80 microprocessor. High performance 16-bit Z-BUS interface or 8 -bit Z80-compatible bus interface.
|
OCR Scan
|
16-bit
Z80-compatible
z8810
Z8216
Z8070
Z800 zilog
z800
Z8108
Z8208
Z800 1983
393 AF
ME20
Z80 CPU Instruction Set
Z8116
|
PDF
|
z8070
Abstract: Z8108
Text: Z800 NPU Family i7 : i „ IIO ^ m Preliminary Product Specification September 1983 • Enhanced Z80 instruction set that maintains object-code com patibility w ith Z80 m icroprocessor. ■ High perform ance 16-bit Z-BUS interface or 8-bit Z80-com patible bus interface.
|
OCR Scan
|
16-bit
Z80-com
Z8116
Z8216
z8070
Z8108
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ZILOG INC LIE D TRfiMOMB DDEMfl'IS H E «ZIL PRELIMINARY PRODUCT SPECIFICATION < $ 3 1 1 3 5 Z84C50 June 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function
|
OCR Scan
|
Z84C50
|
PDF
|
Z280 MPU
Abstract: Z280 Z280 CPU z280cpu z280 input id Z280 MPU input id Z80 CPU Instruction Set Z280MPU
Text: Product Specification Z280 MPU Microprocessor Unit FEATURES • Designed in CMOS for low power operations. ■ Enhanced Z80 CPU instruction set that maintains object-code compatibility with Z80 microprocessor. ■ Three-stage pipelined, 16-bit CPU architecture with user
|
OCR Scan
|
16-bit
256-byte
Z280 MPU
Z280
Z280 CPU
z280cpu
z280 input id
Z280 MPU input id
Z80 CPU Instruction Set
Z280MPU
|
PDF
|
z84c50
Abstract: No abstract text available
Text: PRELIMINARY PRODUCT SPECIFICATION < £ S L O E Z84C50 J une 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ ■ Low power consumption TBD Typ (5V.10 MHz under RUN mode)
|
OCR Scan
|
Z84C50
z84c50
|
PDF
|
Z84C1510
Abstract: Z80 PIO CTC SIO DMA 284C1516 Z84C15 Z84015 Z84C00 ClX00-D7 zilog z80 tda 2030 ic 5 pins LN015
Text: p r o d u c t S pecification < £ 3 L O E Z8401 5 /Z8 4 C 1 5 Intelligent P eripheral Controllers FEATURES • Z84015 Features: - Z84C00 Z80 CPU - On-Chip Two-Channel Z80 SIO - On-Chip Four-Channel Z80 CTC - Built-in Clock Generator Controller CGC - Built-in W atch-Dog Timer (WDT)
|
OCR Scan
|
z84015/z84c15
Z84015
Z84C00
100-Pin
Z84C15
32-Bit
Z84C1510
Z80 PIO CTC SIO DMA
284C1516
ClX00-D7
zilog z80
tda 2030 ic 5 pins
LN015
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Zilog PRELIMINARY P roduct S pecific atio n January 1989 Z84C01 Z80 CPU with Clock Generator/Controller FEATURES: • Commands compatible with the Zilog Z80 MPU ■ Powerful set of 158 instructions ■ Low power consumption ■ Powerful interrupt function
|
OCR Scan
|
Z84C01
Non-Z80
|
PDF
|
Untitled
Abstract: No abstract text available
Text: <£ZiIi3G Pr e l im in a r y p r o d u c t S p ec ific a tio n Z84C50 J une 1989 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function _
|
OCR Scan
|
Z84C50
NonZ80
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: P r e l im in a r y P r o d u c t s p e c if ic a t io n Z84C50 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function Non-Maskable Interrupt terminal NMI
|
OCR Scan
|
Z84C50
NonZ80
|
PDF
|
Z80 RAM
Abstract: 2K Static RAM 84C50 Z84C00 Z84C50 Z84COO
Text: P r e l im i n a r y P r o d u c t î ^ Z i s p e c if ic a t io n K jG Z84C50 Z80 RAM 80 Z80 CPU/2K SRAM FEATURES • Z80 CPU 2K Static RAM ■ Powerful set of 158 instructions ■ Wait State Generator for external memory ■ Power Interrupt function Non-Maskable Interrupt terminal NMI
|
OCR Scan
|
Z84C50
Z80 RAM
2K Static RAM
84C50
Z84C00
Z84C50
Z84COO
|
PDF
|
TMPZ84C
Abstract: 2 pins crystal oscillator TMPZ84C60P T6497 tokyo denpa
Text: _ TOSHIBA I N T E G R A T E D CIRCUIT TMPZ84C60P TECHNICAL DATA TMPZ84C60P CMOS Z80 Clock Generator/Controller 1. General Description and Features The TMPZ84C60P is a clock generator/controller for the TLCS-Z80 CMOS Family (Microprocessor (MPU) and its peripheral LSI's) fabricated with
|
OCR Scan
|
TMPZ84C60P
TMPZ84C60P
TLCS-Z80
TLCS-Z80
TMPZ84C
2 pins crystal oscillator
T6497
tokyo denpa
|
PDF
|
Z84C0110
Abstract: z84c01 Z84C011
Text: < 2 » 2 iL G 5 Product Specification Z84C01 Z80 CPU with Clock Generator/Controller FEATURES: • Commands compatible with the Zilog Z80 MPU ■ Powerful set of 158 instructions ■ Low power consumption ■ Powerful interrupt function Non-maskable interrupt terminal NMi
|
OCR Scan
|
Z84C01
Z84C0110
Z84C011
|
PDF
|
CTC 313 pin diagram
Abstract: TMPZ84C30AP-6 CTC 313 z80 ctc TLCS-Z80 TMPZ84C30AM-6 TMPZ84C30AP-8 TMPZ84C30AT-6 block diagram of IR interruption counter TMPZ84C30AP6
Text: TOSHIBA TMPZ84C30A TMPZ84C30AP-6 / TMPZ84C30AM-6 / TMPZ84C30AT-6 TMPZ84C30AP-8 TLCS-Z80 CTC : COUNTER TIMER CIRCUIT 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C30A hereinafter referred to as CTC is CMOS version of Z80 CTC and has been designed to provide low power operation.
|
OCR Scan
|
TMPZ84C30A
TMPZ84C30AP-6
TMPZ84C30AM-6
TMPZ84C30AT-6
TMPZ84C30AP-8
TLCS-Z80
TMPZ84C30A
TMPZ84C30AP-6/AM-6/AT-6
TMPZ84C30AP-8
CTC 313 pin diagram
CTC 313
z80 ctc
TMPZ84C30AT-6
block diagram of IR interruption counter
TMPZ84C30AP6
|
PDF
|
0007a
Abstract: No abstract text available
Text: ZILOG INC 03 DE § TTfiM□M3 □□□77tn 03E 07799 9984043 ZILOG INC Zilog 5 P R E L IM IN A R Y Product S pecification July 1988 Z84C01 Z80 CPU with Clock Generator/Controller FEATURES: Commands compatible with the Zilog Z80 MPU Powerful set of 158 instructions
|
OCR Scan
|
Z84C01
0007a
|
PDF
|
TMPZ84C011
Abstract: CTC 313 TMPZ84C011AF-6 TMPZ84C011AF MPUZ80-298 BM80-2 CST8.00MT 84c011 Toshiba TMPZ84C011 TMPZ84C011A
Text: TO SH IB A TMPZ84C011A TMPZ84C011AF-6 TLCS-Z80 MICROPROCESSOR 1. O V ERVIEW AND FEATURES The TMPZ84C011A is a high-performance CMOS 8-bit microprocessor that contains the functional peripherals such as counter timer circuit CTC parallel I/O port, and clock generator/controller (CGC) around the TLCS-Z80 MPU. This microprocessor
|
OCR Scan
|
TMPZ84C011A
TMPZ84C011AF-6
TLCS-Z80
TMPZ84C011A
100-pin
tZ84C011A
TMPZ84C011
CTC 313
TMPZ84C011AF
MPUZ80-298
BM80-2
CST8.00MT
84c011
Toshiba TMPZ84C011
|
PDF
|
CTC 313 pin diagram
Abstract: No abstract text available
Text: TMPZ84C30A TO SH IBA TMPZ84C30AP-6 / TMPZ84C30AM-6 / TMPZ84C30AT-6 TMPZ84C30AP-8 TLCS-Z80 CTC : COUNTER TIMER CIRCUIT 1. GENERAL DESCRIPTION AND FEATURES The TMPZ84C30A hereinafter referred to as CTC is CMOS version of Z80 CTC and has been designed to provide low power operation.
|
OCR Scan
|
TMPZ84C30A
TMPZ84C30AP-6
TMPZ84C30AM-6
TMPZ84C30AT-6
TMPZ84C30AP-8
TLCS-Z80
TMPZ84C30A
TMPZ84C30AP-6/AM-6/AT-6
CTC 313 pin diagram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: P ro d u c t S p e c ific a tio n Z84C01 Z80 CPU with Clock Generator/Controller FEATURES: • Commands compatible with the Zilog Z80 MPU ■ Powerful set of 158 instructions ■ Low power consumption ■ Powerful interrupt function Non-maskable interrupt terminal NMI
|
OCR Scan
|
Z84C01
Non-Z80
|
PDF
|
CTC 313 pin diagram
Abstract: No abstract text available
Text: TMPZ84C30A TOSHIBA TMPZ84C30AP-6 / TMPZ84C30AM-6 / TMPZ84C30AT-6 TMPZ84C30AP-8 TLCS-Z80 CTC : COUNTER T IM ER CIRCUIT 1. G EN ER A L DESCRIPTION A N D FEATURES The TMPZ84C30A hereinafter referred to as CTC is CMOS version of Z80 CTC and has been designed to provide low power operation.
|
OCR Scan
|
TMPZ84C30A
TMPZ84C30AP-6
TMPZ84C30AM-6
TMPZ84C30AT-6
TMPZ84C30AP-8
TLCS-Z80
TMPZ84C30A
TMPZ84C30AP-6/AM-6/AT-6
CTC 313 pin diagram
|
PDF
|