DSAIHSC000145016.pdf by Not Available

Partial File Text 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O FEATURES: - 0.5 MICRON CMOS Technology - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using m
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAIHSC000145016.pdf preview Download Datasheet