DSAH00133431.pdf
by Cypress Semiconductor
-
CY7C1243KV18, CY7C1245KV18
36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
36-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
Features
-
Original
-
Unknown
-
Unknown
-
Unknown
-