4-bit even parity using mux 8-1
Abstract: full subtractor implementation using NOR gate 4096 bit RAM 74 full subtractor full subtractor using mux
Text: Introduction to Delta39K’s Carry Chain Introduction VCC VCC GCLK[3:0] Logic Block PIM 16 16 Logic Block PIM 39 39 Logic Block PIM 16 16 Logic Block PIM 39 39 Logic Block PIM 16 16 Logic Block PIM 39 39 Logic Block PIM 16 16 Logic Block PIM 39 23 Cluster Memory PIM
|
Original
|
Delta39K
Delta39K,
Ultra37000.
Ultra37128
4-bit even parity using mux 8-1
full subtractor implementation using NOR gate
4096 bit RAM
74 full subtractor
full subtractor using mux
|
PDF
|
vhdl code for 8-bit serial adder
Abstract: dse1 D950-CORE ieee floating point alu in vhdl vhdl code for 16 bit barrel shift register vhdl code for 8-bit adder
Text: D950-CORE 16-Bit Fixed Point Digital Signal Processor DSP Core • ■ ■ ■ ■ OUTPUT CLOCKS 16 XA-bus 16 YA-bus 16 CALCULATION 16 UNIT PROGRAM CONTROL UNIT 3 ID-bus 16 IA-bus 16 DATA MEMORY 6 ADDRESS PROGRAM MEMORY ■ UNIT VDD VSS ■ DATA CALCULATION
|
Original
|
D950-CORE
16-Bit
16-ights
vhdl code for 8-bit serial adder
dse1
D950-CORE
ieee floating point alu in vhdl
vhdl code for 16 bit barrel shift register
vhdl code for 8-bit adder
|
PDF
|
8 bit barrel shifter vhdl code
Abstract: vhdl code for 8-bit serial adder D950-CORE vhdl code for SIGNED MULTIPLIER accumulator vhdl code for 8-bit adder Ya14
Text: D950-CORE 16-Bit Fixed Point Digital Signal Processor DSP Core • ■ ■ ■ ■ OUTPUT CLOCKS 6 16 XA-bus 16 YA-bus 16 CALCULATION 16 UNIT PROGRAM CONTROL UNIT 3 ID-bus 16 IA-bus 16 DATA MEMORY ADDRESS PROGRAM MEMORY ■ UNIT VDD VSS ■ DATA CALCULATION
|
Original
|
D950-CORE
16-Bit
16-bihts
8 bit barrel shifter vhdl code
vhdl code for 8-bit serial adder
D950-CORE
vhdl code for SIGNED MULTIPLIER accumulator
vhdl code for 8-bit adder
Ya14
|
PDF
|
39a132
Abstract: d950 BSU60 vhdl code lte vhdl code for SIGNED MULTIPLIER accumulator D950CORE D950-CORE 4 bit barrel shifter using mux YA11 vhdl code for 16 bit barrel shifter
Text: D950-CORE 16-BIT FIXED POINT DIGITAL SIGNAL PROCESSOR DSP CORE PRODUCT PREVIEW • ■ ■ ■ ■ ■ ADDRESS OUTPUT CLOCKS 6 16 XA-bus 16 CALCULATION 16 UNIT YA-bus PROGRAM CONTROL UNIT 16 3 ID-bus IA-bus 16 16 DATA MEMORY YD-bus XD-bus UNIT VDD VSS ■
|
Original
|
D950-CORE
16-BIT
40-BIT
39a132
d950
BSU60
vhdl code lte
vhdl code for SIGNED MULTIPLIER accumulator
D950CORE
D950-CORE
4 bit barrel shifter using mux
YA11
vhdl code for 16 bit barrel shifter
|
PDF
|
4512c
Abstract: ispMACH lc4064v LC4032 LC4032V-10TN48I 4032V 4000ZC LC4384V-35TN176C LC4512V-5FN256I LC4128V-5T128C LC4512V
Text: Lattice Semiconductor ispMACH 4000V/B/C/Z Family Data Sheet 16 16 Generic Logic Block 36 I/O Block ORP 16 36 16 16 36 36 Generic 16 Logic Block VCCO1 GND TCK TMS TDI TDO VCC GND GOE0 GOE1 16 I/O Bank 0 ORP Generic Logic Block I/O Block ORP I/O Bank 1 I/O Block
|
Original
|
000V/B/C/Z
LC4256V-75TN176E
LC4256V-75TN144E
LC4256V-75TN100E
LC4256V
LC4128V-75TN100E
LC4128V
LC4128V-75TN144E
TN1004)
4512c
ispMACH lc4064v
LC4032
LC4032V-10TN48I
4032V
4000ZC
LC4384V-35TN176C
LC4512V-5FN256I
LC4128V-5T128C
LC4512V
|
PDF
|
ARM processor
Abstract: ARM processor fundamentals ARM processor pin configuration ARM7500 LA-1931 la1628 BD 176
Text: 1 16 11 Clocks, Power Saving, and Reset 16.1 Clock control 16-2 16.2 Power management 16-3 16.3 Reset 16-6 ARM7500 Data Sheet ARM DDI 0050C Preliminary - Unrestricted This chapter describes clock control, power management, and reset. 16-1 Clocks, Power Saving, and Reset
|
Original
|
ARM7500
0050C
32MHz,
ARM processor
ARM processor fundamentals
ARM processor pin configuration
LA-1931
la1628
BD 176
|
PDF
|
80c196 application note
Abstract: No abstract text available
Text: PSD4235G2V Flash in-system programmable ISP peripherals for 16-bit MCUs (3.3 V supply) Features PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/Os: • ■ 64 Kbit SRAM ■ PLD with macrocells
|
Original
|
PSD4235G2V
16-bit
80c196 application note
|
PDF
|
HVGA 480X320
Abstract: 480X272
Text: PSoC Creator Component Datasheet Graphic LCD Controller GraphicLCDCtrl 1.70 Features • Fully programmable screen size support up to HVGA resolution including: QVGA (320x240) @ 60 Hz 16 bpp WQVGA (480x272) @ 60 Hz 16 bpp HVGA (480x320) @ 60 Hz 16 bpp
|
Original
|
320x240)
480x272)
480x320)
23-bit
16-bit
HVGA 480X320
480X272
|
PDF
|
HITACHI microcontroller H8S family
Abstract: No abstract text available
Text: PSD4256G6V Flash In-System Programmable ISP Peripherals for 16-bit MCUs PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU-based applications that includes configurable memories, PLD logic, and I/O: Dual bank Flash memories
|
Original
|
PSD4256G6V
16-bit
64Kbyte)
512Kbits
256Kbits
HITACHI microcontroller H8S family
|
PDF
|
80C186
Abstract: 80C196 80C51XA MC68HC16 PSD4256G6V TQFP80 psd4xx c5794 ROM. In-system programming c167 PF536
Text: PSD4256G6V Flash In-System Programmable ISP Peripherals For 16-bit MCUs PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4256G6V
16-bit
80C186
80C196
80C51XA
MC68HC16
PSD4256G6V
TQFP80
psd4xx
c5794
ROM. In-system programming c167
PF536
|
PDF
|
80C167
Abstract: 80C186 80C196 80C31 MC68HC16 PSD4256G6V TQFP80 psd4xx
Text: PSD4256G6V Flash In-System Programmable ISP Peripherals for 16-bit MCUs PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU-based applications that includes configurable memories, PLD logic, and I/O: • Dual bank Flash memories
|
Original
|
PSD4256G6V
16-bit
16-bit
64Kbyte)
512Kbits
256Kbits
80C167
80C186
80C196
80C31
MC68HC16
PSD4256G6V
TQFP80
psd4xx
|
PDF
|
intel 80196 microcontroller
Abstract: No abstract text available
Text: PSD4256G6V Flash In-System Programmable ISP Peripherals For 16-bit MCUs PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4256G6V
16-bit
intel 80196 microcontroller
|
PDF
|
TRANSISTOR B737
Abstract: MD80C31 smd TRANSISTOR code marking 8K 67202FV PGA300 5962-8506401MQA ERC32SIM marking code RAD SMD Transistor npn ISO DIMENSIONAL certificate formats 67205E
Text: Integrated Circuits for Aerospace and Defense Short Form 1998 16 June 1998 Publisher: TEMIC Semiconductors La Chantrerie BP 70602 44306 Nantes Cedex 03 FRANCE Fax: +33 2 40 18 19 60 E:mail [email protected] World Wide Web: http://www.temic.de 16 June 1998
|
Original
|
|
PDF
|
AD0-AD15
Abstract: AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
Text: PSD4235G2 Flash In-System Programmable ISP Peripherals For 16-bit MCUs (5V Supply) PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4235G2
16-bit
AD0-AD15
AD10
AD11
AD12
AD14
PSD4235G2
TQFP80
psd4xx
|
PDF
|
|
|
AD0-AD15
Abstract: AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
Text: PSD4235G2 Flash In-System Programmable ISP Peripherals For 16-bit MCUs (5V Supply) PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4235G2
16-bit
AD0-AD15
AD10
AD11
AD12
AD14
PSD4235G2
TQFP80
psd4xx
|
PDF
|
AD11
Abstract: AD12 AD14 PSD4235G2V TQFP80 AD0-AD15 AD10 psd4xx ROM. In-system programming c167
Text: PSD4235G2V Flash In-System Programmable ISP Peripherals For 16-bit MCUs (3.3V Supply) PRELIMINARY DATA FEATURES SUMMARY PSD provides an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4235G2V
16-bit
AD11
AD12
AD14
PSD4235G2V
TQFP80
AD0-AD15
AD10
psd4xx
ROM. In-system programming c167
|
PDF
|
PF536
Abstract: low cost eeprom programmer circuit diagram 80C51XA J1850 PSD4000 PSD4256G6 TQFP80 AD833 FLASHLINK
Text: PSD4000 FAMILY Flash Programmable System Devices For 16-bit MCUs DATA BRIEFING FEATURES SUMMARY Members of the PSD4000 Family provide an integrated solution to 16-bit MCU based applications that includes configurable memories, PLD logic and I/O: • Dual Bank Flash Memories
|
Original
|
PSD4000
16-bit
TQFP80
PF536
low cost eeprom programmer circuit diagram
80C51XA
J1850
PSD4256G6
TQFP80
AD833
FLASHLINK
|
PDF
|
EP600
Abstract: 5c060 P5C060-55 intel PLD EP600 programming D5C060-45
Text: in t e i 5C060 16-MACROCELL CMOS PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, and 74HC SSI and MSI Logic ■ 16 Macrocells with Programmable I/O Architecture; up to 20 Inputs 4 Dedicated, 16 I/O or 16 Outputs ■ Programmable Output Registers can be
|
OCR Scan
|
5C060
16-MACROCELL
5C060
5C060-45
EP600
P5C060-55
intel PLD
EP600 programming
D5C060-45
|
PDF
|
Untitled
Abstract: No abstract text available
Text: % Micro Linear FB300 Tile Arrav Family Description FB324 Bipolar Tile Array The FB324 has 6 general purpose tiles and 16 high performance tiles. The six general purpose tiles can use any of the predefined macrocells from the FB300 family. The 16 high performance tiles support higher
|
OCR Scan
|
FB300
FB324
FB324â
MLCH300
|
PDF
|
AMD 685
Abstract: cascode transistor array 5K02 tiles ecl 10K signetics FB300 FB324
Text: 1%, Micro Linear FB324 BIPOLAR TILE ARRAY FB300 Tile Arrav Family Description The FB324 has 6 general purpose tiles and 16 high performance tiles. The six general purpose tiles can use any of the predefined macrocells from the FB300 family. The 16 high performance tiles support higher
|
OCR Scan
|
FB300
FB324
FB324
MLCH300
GG/CS-5K-02/88
AMD 685
cascode transistor array
5K02
tiles
ecl 10K signetics
|
PDF
|
EP600
Abstract: EP600 eprom 5c060 P5C060-45 EP600 programming 5C060-55 5C06055 EP6003 16-MACROCELL 74HC
Text: intJ. 5C060 16-MACROCELL CMOS PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, and 74HC SSI and MSI Logic ■ 8 P-Terms, Selectable SOP Invert, Clear and OE P-Terms for Each Macrocell ■ 16 Macrocells with Programmable I/O
|
OCR Scan
|
5C060
5C060-45
130pF
EP600
EP600 eprom
5c060
P5C060-45
EP600 programming
5C060-55
5C06055
EP6003
16-MACROCELL
74HC
|
PDF
|
Multiplexers
Abstract: 5C060 5C060-55 EP600 programming 5C060-45 EP600 P5C060-55 intel PLD
Text: in t e i. 5C060 16-MACROCELL CMOS PLD • High-Performance LSI Semi-Custom Logic Alternative to Low-End Gate Arrays, TTL, and 74HC SSI and MSI Logic ■ 8 P-Terms, Selectable SOP Invert, Clear and OE P-Terms for Each Macrocell ■ 16 Macrocells with Programmable I/O
|
OCR Scan
|
5C060
16-MACROCELL
Gener60
25MHz
5C060-45
Multiplexers
5C060-55
EP600 programming
EP600
P5C060-55
intel PLD
|
PDF
|
Untitled
Abstract: No abstract text available
Text: EP600 EPLD t i d = n & 16-Macrocell Device \ June 1993, ver. 1 Data Sheet Supplement 16-macrocell Classic EPLD - Combinatorial speeds with tPD = 45 ns Counter frequencies up to 222 MHz Pipelined data rates up to 263 MHz □ Programmable I/O architecture with up to 20 inputs or 16 outputs
|
OCR Scan
|
EP600
16-Macrocell
EP610,
EP610A,
EP610T,
EP630
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SGS-THOMSON ilUHgüMMÊi D950-CQRE 16-Bit Fixed Point Digital Signal Processor DSP Core PRELIMINARY DATA P erform ance • 66 Mips - 15ns instruction cycle time M em ory O rgan izatio n ■ HARVARD architecture ■ Two 64k x 16-bit data memory spaces ■ One 64k x 16-bit program memory space
|
OCR Scan
|
D950-CQRE
16-Bit
40-bit
|
PDF
|