PSD311
Abstract: psd3xx T12A T23A PSD311-20 WMCZ philips sc 201
Text: NAPC/PHILIPS SEMICOND blE J> • bb53^24 0071032 Philips Semiconductors Microcontroller Peripherals «SIC3 Preliminary specification Field-programmable microcontroller peripheral PSD311 T - ^ - n - é Key Features □ Single Chip Programmable Peripheral for Microcontroller-based Applications
|
OCR Scan
|
PSD311
address/SD311-12KA
44-pin
PSD311-12
52-pin
PSD311-15
PSD311-151
PSD311
psd3xx
T12A
T23A
PSD311-20
WMCZ
philips sc 201
|
PDF
|
psd3xx
Abstract: PSD311 PSD312 PSD313 T12A T23A
Text: NAPC/PHILIPS SEMICOND blE D bbSB'lSH D O T n D ? P h ilip s S e m ic o n d u c to rs M icro co n tro ller P eriph erals PSD313 Field-programmable microcontroller peripheral Key Features □ Single Chip Programmable Peripheral for Microcontroller-based Applications
|
OCR Scan
|
PSD313
PSD313-90
44-pin
PSD313-12
PSD313-15
psd3xx
PSD311
PSD312
PSD313
T12A
T23A
|
PDF
|
PLCC 68 intel
Abstract: No abstract text available
Text: 8x931 AA, 8x931 HA USB PERIPHERAL CONTROLLER 1.0 ABOUT THIS DOCUMENT 1.2 This data sheet contains advance inform ation about Intel’s 8x931 A A and 8x931 HA Universal Serial Bus peripheral controllers, based on the MCS 51 peripheral controller, which includes a functional
|
OCR Scan
|
8x931
PLCC 68 intel
|
PDF
|
epc1213
Abstract: EPC1PC8 EPC2LI20 EPC1064 EPC1064V EPC1441 EPC16 pdip 24 altera
Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-1.0 Features • ■ ■ ■ ■ ■ ■ ■ f Altera Corporation September 2003 Configuration device family for configuring StratixTM, Stratix GX, CycloneTM, APEXTM II, APEX 20K including APEX 20K, APEX 20KC,
|
Original
|
CF52005-1
EPC2TC32
32-pin
EPC2TI32
20-pin
EPC2LC20
EPC2LI20
EPC1LC20
epc1213
EPC1PC8
EPC2LI20
EPC1064
EPC1064V
EPC1441
EPC16
pdip 24 altera
|
PDF
|
EPC1064
Abstract: EPC1213 EPC1441 EPC16 EPCS16 EPCS64 PLMT1064
Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-2.1 • Features ■ ■ ■ ■ ■ ■ ■ f Altera Corporation August 2005 Configuration device family for configuring Stratix series, CycloneTM series, APEXTM II, APEX 20K including APEX 20K, APEX
|
Original
|
CF52005-2
pro2LC20
20-pin
EPC2LI20
EPC1LC20
EPC1LI20
32-pin
EPC1441TC32
EPC1064
EPC1213
EPC1441
EPC16
EPCS16
EPCS64
PLMT1064
|
PDF
|
EPC1PC8
Abstract: epc1 configuration device epc1213 EPC1064 EPC1441 EPC16 EPCS16 EPCS64
Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-2.2 Features • ■ ■ ■ ■ ■ ■ ■ f Altera Corporation April 2007 Configuration device family for configuring Stratix series, Cyclone® series, APEXTM II, APEX 20K including APEX 20K, APEX 20KC, and
|
Original
|
CF52005-2
20-pin
EPC1441LI20
EPC1441
EPC1441PC8
EPC1441PI8
EPC1PC8
epc1 configuration device
epc1213
EPC1064
EPC1441
EPC16
EPCS16
EPCS64
|
PDF
|
BITBLAST
Abstract: No abstract text available
Text: 5. Configuration Devices for SRAM-Based LUT Devices Data Sheet CF52005-2.0 • Features ■ ■ ■ ■ ■ ■ ■ f Altera Corporation July 2004 Configuration device family for configuring Stratix series, CycloneTM series, APEXTM II, APEX 20K including APEX 20K, APEX
|
Original
|
CF52005-2
EPC1441
EPC1441
32-pin
20-pin
BITBLAST
|
PDF
|
CHN 530
Abstract: chn 707 hiab chn 445 CHN 455
Text: :Q§ LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE : jdfr/ Integrated De vice Technology, Inc. FEATURES: IDT74FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially
|
OCR Scan
|
IDT74FCT88915TT
10MHz
133MHz
MC88915T
800ps
64/-15m
FCT88915TT
MO-150,
CHN 530
chn 707
hiab
chn 445
CHN 455
|
PDF
|
ne 565 pll
Abstract: fct88915 idt74fct88915
Text: :Q§ LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE : jdfr/ In te g ra te d De v ic e T e c h n o lo g y , Inc. FEATURES: IDT74FCT88915TT 55/70/100/133 mance PCs and workstations. One of the outputs is fed back to the PLL at the FEEDBACK input resulting in essentially
|
OCR Scan
|
IDT74FCT88915TT
10MHz
133MHz
MC88915T
800ps
64/-15mA
FCT88915TT
MO-150,
PSC-4032
ne 565 pll
fct88915
idt74fct88915
|
PDF
|
P057C
Abstract: P050C P052C P060C p055 power transistor P056C P062C P054C P005 p048
Text: " L # I-C u b e IQ Fam ily Data Sheet m F eatures D e s c r ip tio n • SRAM -based, in-system programmable The IQ family of SRAM -based bit-oriented switching devices is • Switch Matrix manufactured using 0.6|jm C M O S processes. T hese devices — Non-Blocking
|
OCR Scan
|
IQ64B-J84
IQ48-PQ80
IQ32B
IQ32B-TQ52
IQ64B
IQ32B
144PQ
144TQ
100TQ
P057C
P050C
P052C
P060C
p055 power transistor
P056C
P062C
P054C
P005
p048
|
PDF
|
mc10115
Abstract: No abstract text available
Text: MOTOROLA MC10115 QUAD LINE RECEIVER The MC10115 is a quad differential am plifier designed for use in sensing differential signals over long lines. The base bias sup ply VBb I >s made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference
|
OCR Scan
|
MC10115
MC10115
|
PDF
|
ansi y14.5m-1982 .xxxx
Abstract: diode chn 115
Text: :nW J d t In te g ra te d D e v ic e T e c h n o lo g y , Inc. 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH 3-STATE) FEATURES: • 0.5 MICRON CMOS Technology • Input frequency range: 10MHz - f2Q Max. spec (F R E Q S E L = HIGH) • Max. output frequency: 150MHz
|
OCR Scan
|
IDT74FCT388915T
10MHz
150MHz
FCT88915T,
MC88915T
500ps
32/-16m
FCT388915T
O-150,
990S4
ansi y14.5m-1982 .xxxx
diode chn 115
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O S E L VITELÊC MS7203U7204L 2K X 9, 4K X 9 CMOS FIFO Features Description • First-In/First-Out static RAM based dual port memory ■ Two densities 2K and 4K in a x9 configuration ■ Low power versions ■ Includes empty, full, and half full status flags
|
OCR Scan
|
MS7203U7204L
MS7203L/7204L
MS7203-50PC
MS7204-50PC
MS7203-50NC
MS7204-50NC
MS7203-50JC
MS7204-50JC
MS7203-50FC
MS7204-50FC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL MS7200/ 7201A / 7202A JANUARY 1990 256 x 9, 512 x 9 , 1K x 9 CMOS FIFO PRELIMINARY FEATURES DESCRIPTION • First-In/First-Out static RAM based dual port memory The MOSEL MS7200/7201A/7202A are dual-port static RAM based CMOS First-In/First-Out FIFO memories
|
OCR Scan
|
MS7200/
MS7200/7201A/7202A
M202A-80NC
S7200-80JC
S7201A-80JC
MS7202A-80JC
S7200-80FC
MS7201A-80FC
S7202A-80FC
S7200L-25PC.
|
PDF
|
|
Pin and Functionally Compatible with
Abstract: lh540206
Text: PRODUCT PREVIEW V LH540206 CMOS 16384 X 9 Asynchronous FIFO FEATURES FUNCTIONAL DESCRIPTION • Fast Access Times: 15/20/25/35 ns • Fast Fall-Through Time Internal Architecture Based on CMOS Dual-Port SRAM technology • Independently-Synchronized Operation of
|
OCR Scan
|
LH540206
LH540206
Pin and Functionally Compatible with
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRODUCT PREVIEW JrLH540205 CMOS 8192 X 9 Asynchronous FIFO FUNCTIONAL DESCRIPTION FEATURES • Fast Access Times: 15/20/25/35 ns • Fast Fall-Through Time Internal Architecture Based on CM O S Dual-Port SRAM technology • Independently-Synchronized Operation of
|
OCR Scan
|
rLH540205
28-Pin
32-Pin
Am/IDT7205
LH540205
|
PDF
|
6512ac
Abstract: 45H01
Text: SGS-THOMSON MK45H01/02/03 N,K MtMtaiOTQKS -25/35/50/65/12 HIGH SPEED 512/1 K / 2 K x 9 CMOS BiPORT FIFO ADVANCE DATA • FIRST-IN-FIRST-OUT MEMORY BASED AR CHITECTURE ■ FLEXIBLE x 9 ORGANIZATIONS : MK45H01 (512 x 9), MK45H02 (1K x 9), MK45H03 (2K x 9)
|
OCR Scan
|
MK45H01/
MK45H01
MK45H02
MK45H03
MK45H01,
MK45H02,
MK45H03
MK45H0X
6512ac
45H01
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP2021 S un M ic r o e l e c t r o n ic s J u ly 1997 PMC Power Management Controller DATA SHEET D e s c r ip t io n The STP2021 Power M anagem ent Controller brings power m anagem ent to SBus-based systems. The STP2021 interfaces to the SBus via the byte-w ide expansion bus EBus provided by the STP2001 Slave 1 /O Controller.
|
OCR Scan
|
STP2021
STP2021
STP2001
84-Lead
TP2021PLC
84-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP3030 S un M ic r o e l e c t r o n ic s J u ly 1997 Monochrome LCD Controller Monochrome LCD Controller DATA SHEET D e s c r ip t io n The STP3030 M onochrom e LCD Controller provides the interface betw een the flat panel displays used in SBus-based com puting portables and the CG3 LSI pn L64825 . The STP3030 allow s the CG3 to drive either an
|
OCR Scan
|
STP3030
STP3030
L64825)
1152x900
68-Lead
|
PDF
|
xc912bc32
Abstract: XC68HC705B32 motorola ZP fu mmx16 MC68HC908jk3 xcm916 68HC05 908gp32 MC68HC05SR3D MC68HC11E/D
Text: SG186/D Rev. 6 Microcontroller Selector Guide Quarter 1, 2001 http://www.mcu.motsps.com Product information for: 8-Bit 68HC05, 68HC08, and 68HC11 16-Bit 68HC12 and 68HC16 32-Bit 683XX and M•CORE Digital DNA is a trademark of Motorola, Inc. NEW 8-Bit FLASH Microcontroller Family
|
Original
|
SG186/D
68HC05,
68HC08,
68HC11
16-Bit
68HC12
68HC16
32-Bit
683XX
68HC908KX
xc912bc32
XC68HC705B32
motorola ZP fu
mmx16
MC68HC908jk3
xcm916
68HC05
908gp32
MC68HC05SR3D
MC68HC11E/D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: T e m ic TSC80251G2D Semiconductors 8/16-bit Microcontroller Interfaces with Serial Communication 1. Description The TSC80251G2D products are derivatives of the T em ic Microcontroller family based on the 8/16-bit C251 Architecture. This family of products is tailored
|
OCR Scan
|
TSC80251G2D
8/16-bit
TSC80251G2D
8/16-bit
80C51/Fx/Rx/Rx+
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP2021 S un M ic r o e l e c t r o n ic s J u ly 1997 PMC Power Management Controller DATA SHEET D e s c r ip t io n The STP2021 Power Management Controller brings power management to SBus-based systems. The STP2021 interfaces to the SBus via the byte-wide expansion bus EBus provided by the STP2001 Slave I/O Controller.
|
OCR Scan
|
STP2021
STP2021
STP2001
84-Lead
TP2021PLC
84-Pin
|
PDF
|
ca2 fn 144 manual
Abstract: p016h p055 power transistor INTERFACE10 I-CUBE iq I-CUBE IQ96 800 144L 8060L ALI 3101 C
Text: I-Cube IQ Family Data Sheet m F eatures D e s c r ip t io n • SRAM-based, in-system programmable The IQ family of SRAM-based bit-oriented switching devices is • Switch Matrix manufactured using 0.6|jm CMOS processes. These devices — Non-Blocking offer clock speeds of up to 150 MHz and pin-to-pin delay as low
|
OCR Scan
|
IQ32B
IQ32B-TQ52
IQ64B
144PQ
100TQ
144TQ
ca2 fn 144 manual
p016h
p055 power transistor
INTERFACE10
I-CUBE iq
I-CUBE
IQ96 800
144L
8060L
ALI 3101 C
|
PDF
|
transistor Bd 575
Abstract: No abstract text available
Text: MC10E212, MC100E212 5V ECL 3-Bit Scannable Registered Address Driver The MC10E/100E212 is a scannable registered ECL driver typically used as a fan-out memory address driver for ECL cache driving. In a VLSI array based CPU design, use of the E212 allows the user to
|
Original
|
MC10E212,
MC100E212
MC10E/100E212
AND8020
AN1404
AN1405
AN1406
AN1503
AN1504
AN1568
transistor Bd 575
|
PDF
|