Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    2F DECODER Search Results

    2F DECODER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    HC1-55564-9 Rochester Electronics LLC HC1-55564 - CVSD Codec, CVSD Visit Rochester Electronics LLC Buy
    MM54C42J/B Rochester Electronics LLC 54C42 - Decoder/Driver Visit Rochester Electronics LLC Buy
    9307DM/B Rochester Electronics LLC 9307 - 7-Segment Decoder Visit Rochester Electronics LLC Buy
    9307FM/B Rochester Electronics LLC 9307 - 7-Segment Decoder Visit Rochester Electronics LLC Buy
    TC4511BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, BCD-to-7-Segment Decoder, DIP16 Visit Toshiba Electronic Devices & Storage Corporation

    2F DECODER Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    JESD79-2B

    Abstract: CR88 DDR2 Mechanical Dimensions DDR2-667 STLS2E02 STLS2F01 STLS2F02 axi crossbar
    Text: STLS2F02 high performance 64-bit superscalar MIPS Loongson 2F microprocessor Preliminary Data Features • 64-bit superscalar architecture ■ 900 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F02 64-bit DDR2-667 27x27 JESD79-2B CR88 DDR2 Mechanical Dimensions STLS2E02 STLS2F01 STLS2F02 axi crossbar PDF

    Loongson

    Abstract: axi crossbar DDR2-667 JESD97 STLS2E02 STLS2F01
    Text: STLS2F01 High performance 64-bit superscalar MIPS Loongson 2F: microprocessor Data Brief Features • 64-bit superscalar architecture ■ 900 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F01 64-bit DDR2-667 27x27 Loongson axi crossbar JESD97 STLS2E02 STLS2F01 PDF

    JESD79-2B

    Abstract: CR88 DDR2-667 STLS2E02 STLS2F01 STLS2F02 Loongson
    Text: STLS2F02 high performance 64-bit superscalar MIPS Loongson 2F microprocessor Preliminary Data Features • 64-bit superscalar architecture ■ 900 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F02 64-bit DDR2-667 27x27 JESD79-2B CR88 STLS2E02 STLS2F01 STLS2F02 Loongson PDF

    JESD79-2B

    Abstract: DDR2 Mechanical Dimensions DDR2-667 STLS2E02 STLS2F01 Loongson
    Text: STLS2F01 High performance 64-bit superscalar MIPS Loongson 2F: microprocessor Preliminary Data Features • 64-bit superscalar architecture ■ 900 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F01 64-bit DDR2-667 27x27 JESD79-2B DDR2 Mechanical Dimensions STLS2E02 STLS2F01 Loongson PDF

    JESD79-2B

    Abstract: CR88 DDR2-667 STLS2E02 STLS2F01 1013tdi
    Text: STLS2F02-LP high performance 64-bit superscalar MIPS Loongson 2F microprocessor Preliminary Data Features • 64-bit superscalar architecture ■ 800 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F02-LP 64-bit DDR2-667 27x27 JESD79-2B CR88 STLS2E02 STLS2F01 1013tdi PDF

    JESD79-2B

    Abstract: 0x01000202 CR88 DDR2-667 STLS2E02 STLS2F01 Loongson
    Text: STLS2F02-LP high performance 64-bit superscalar MIPS Loongson 2F microprocessor Preliminary Data Features • 64-bit superscalar architecture ■ 800 MHz clock frequency ■ Single/double precision floating-point units ■ New streaming multimedia instruction set


    Original     		STLS2F02-LP 64-bit DDR2-667 27x27 JESD79-2B 0x01000202 CR88 STLS2E02 STLS2F01 Loongson PDF

    Untitled

    Abstract: No abstract text available
    Text: ^ . VTC Incorporated VM5621/VM5622 2,7 ENCODER/DECODER V FEATURES • Encodes and Decodes IBM (2,7) Code • 48Mbit/sec Maximum Code Rate • Soft-Sector 2T Frequency Address Mark Generation • Preamble lock time: 64-T (T = one period of 2F clock) • 4T (1000.) Preamble Frequency Detection


    OCR Scan     		VM5621/VM5622 48Mbit/sec VM5622: VM5621: VM5621 VM5317 VM5351/5352 430mW VM5622 PDF

    Untitled

    Abstract: No abstract text available
    Text: PBffl GEC plessey DS35H - 3.0 VP2612 VIDEO MULTIPLEXER Supersedes version in June 1995 Digital Video & DSP 1C Handbook, HB3923-2f FEATURES • Fully integrated H261 video multiplexer M Inputs data direct from VP2611 source coder H Output to X21 line buffers


    OCR Scan     		DS35H VP2612 HB3923-2f VP2611 64kbits/s VP2612 27MHz PDF

    NS2W123

    Abstract: NS2W123B NS2W123BT TPS61165 NS2W AM-320240N8TMQW-00H 82510 AM-320240 f5k 6.8 320240
    Text: SPECIFICATIONS FOR LCD MODULE CUSTOMER CUSTOMER PART NO. AMPIRE PART NO. APPROVED AM-320240N8TMQW-00H BY DATE † Approved For Specifications ; Approved For Specifications & Sample AMPIRE CO., LTD. 2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221,


    Original     		AM-320240N8TMQW-00H NS2W123 NS2W123B NS2W123BT TPS61165 NS2W AM-320240N8TMQW-00H 82510 AM-320240 f5k 6.8 320240 PDF

    ET6106

    Abstract: ET6106T3 MSR card reader 2f decoder magnetic stripe stripe f2f chip MAGNETIC stripe swipe f2f decoder credit card reader
    Text: ET6106T3 General Description The ET6106 F/2F decoder series are dedicated chips for single/dual/triple channels of magnetic stripe card reader systems. The ET6106 has a built-in amplification circuitry and very wide data detection range of card swipe speeds from 630 to 11,550 bits per second. It is a


    Original     		ET6106T3 ET6106 ET6106 LQFP48 SSOP24 ET6106T3 MSR card reader 2f decoder magnetic stripe stripe f2f chip MAGNETIC stripe swipe f2f decoder credit card reader PDF

    ET6106

    Abstract: magnetic stripe ET6106T1 MAGNETIC stripe swipe 2f decoder stripe f2f decoder MSR card reader LQFP48 lQFP48 package
    Text: ET6106T1 General Description The ET6106 F/2F decoder series are dedicated chips for single/dual/triple channels of magnetic stripe card reader systems. The ET6106 has a built-in amplification circuitry and very wide data detection range of card swipe speeds from 630 to 11,550 bits per second. It is a


    Original     		ET6106T1 ET6106 ET6106 LQFP48 SSOP24 magnetic stripe ET6106T1 MAGNETIC stripe swipe 2f decoder stripe f2f decoder MSR card reader LQFP48 lQFP48 package PDF

    ET6106

    Abstract: ET6106T2 f2f decoder stripe f2f chip MAGNETIC CARD READER KEYBOARD magnetic stripe magnetic card reader magnetic stripe reader 2f decoder
    Text: ET6106T2 General Description The ET6106 F/2F decoder series are dedicated chips for single/dual/triple channels of magnetic stripe card reader systems. The ET6106 has a built-in amplification circuitry and very wide data detection range of card swipe speeds from 630 to 11,550 bits per second. It is a


    Original     		ET6106T2 ET6106 ET6106 LQFP48 SSOP24 ET6106T2 f2f decoder stripe f2f chip MAGNETIC CARD READER KEYBOARD magnetic stripe magnetic card reader magnetic stripe reader 2f decoder PDF

    VM5622

    Abstract: VM5621
    Text: VM5621/VM5622 * W YIEJLH S:. 2,7 ENCODER-DECODER July, 1991 F E A TU R ES • Encodes and Decodes IBM (2,7) Code • 48 Mbit/sec Maximum Code Rate • Soft-Sector 2T Frequency Address Mark Generation • Preamble lock time = 64 • T (T = one period of 2F clock)


    OCR Scan     		VM5621/VM5622 VM5622: VM5621: VM5621 VM5317 VM5351/5352 430mW VM5622 505mW PDF

    weltrend

    Abstract: WT61P toshiba EEPROM RC5 decoder WT61P5 RC5 8051 osd font 80C51 micro controller 8051 application sRAM 1024
    Text: Weltrend Semiconductor, Inc. WT61P5 MCU for TV with 128K Flash Data Sheet The information in this document is subject to change without notice. Weltrend Semiconductor, Inc. All Rights Reserved. 2F, No. 24, Industry E. 9th RD., Science-Based Industrial Park, Hsin-Chu, Taiwan


    Original     		WT61P5 WT61P5 80C51 24MHz 400KHz) weltrend WT61P toshiba EEPROM RC5 decoder RC5 8051 osd font micro controller 8051 application sRAM 1024 PDF

    Untitled

    Abstract: No abstract text available
    Text: REJ09B0349-0100 16 R8C/2E Group, R8C/2F Group Hardware Manual RENESAS MCU M16C FAMILY / R8C/Tiny SERIES All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by


    Original     		REJ09B0349-0100 fOCO40M" PDF

    sus material 304

    Abstract: V to F convertor using ic 331 PLQP0032GB-A R5F212E2DFP R5F212E2NFP R5F212E4DFP R5F212E4NFP REJ09B0001 0181H
    Text: REJ09B0349-0100 16 R8C/2E Group, R8C/2F Group Hardware Manual RENESAS MCU R8C FAMILY / R8C/2x SERIES All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by


    Original     		REJ09B0349-0100 fOCO40M" sus material 304 V to F convertor using ic 331 PLQP0032GB-A R5F212E2DFP R5F212E2NFP R5F212E4DFP R5F212E4NFP REJ09B0001 0181H PDF

    Mobile DDR SDRAM

    Abstract: No abstract text available
    Text: ESMT M53D2561616A 2F Mobile DDR SDRAM 4M x16 Bit x 4 Banks Mobile DDR SDRAM Features           JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS)


    Original     		M53D2561616A Mobile DDR SDRAM PDF

    Untitled

    Abstract: No abstract text available
    Text: ESMT M52D2561616A 2F Mobile SDRAM 4M x 16 Bit x 4 Banks Mobile Synchronous DRAM ORDERING INFORMATION FEATURES           1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		M52D2561616A M52D2561616A-5BG2F M52D2561616A-6BG2F M52D2561616A-7BG2F 200MHz 166MHz 143MHz PDF

    Untitled

    Abstract: No abstract text available
    Text: REJ09B0349-0010 16 R8C/2E Group, R8C/2F Group Hardware Manual RENESAS MCU M16C FAMILY / R8C/Tiny SERIES Preliminary All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by


    Original     		REJ09B0349-0010 PDF

    Mobile DDR SDRAM

    Abstract: No abstract text available
    Text: ESMT M53D256328A 2F Mobile DDR SDRAM 2M x 32 Bit x 4 Banks Mobile DDR SDRAM Features           JEDEC Standard Internal pipelined double-data-rate architecture, two data access per clock cycle Bi-directional data strobe (DQS)


    Original     		M53D256328A Mobile DDR SDRAM PDF

    RA10X

    Abstract: No abstract text available
    Text: ESMT M52D2561616A 2F (Preliminary) Mobile SDRAM 4M x 16 Bit x 4 Banks Mobile Synchronous DRAM ORDERING INFORMATION FEATURES y y y y y y y y y y 1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		M52D2561616A M52D2561616A-5BG2F M52D2561616A-6BG2F M52D2561616A-7BG2F 200MHz 166MHz 143MHz RA10X PDF

    Untitled

    Abstract: No abstract text available
    Text: ESM T M52D2561616A 2F Mobile SDRAM 4M x 16 Bit x 4 Banks Mobile Synchronous DRAM ORDERING INFORMATION FEATURES           1.8V power supply LVCMOS compatible with multiplexed address Four banks operation MRS cycle with address key programs


    Original     		M52D2561616A PDF

    Untitled

    Abstract: No abstract text available
    Text: ESM T M53D2561616A 2F (Preliminary) Mobile DDR SDRAM 4M x16 Bit x 4 Banks Mobile DDR SDRAM Features All inputs except data & DM are sampled at the rising edge of the system clock(CLK) DQS is edge-aligned with data for READ; center-aligned with data for WRITE


    Original     		M53D2561616A PDF

    Untitled

    Abstract: No abstract text available
    Text: ESM T M53D256328A 2F (Preliminary) Mobile DDR SDRAM 2M x 32 Bit x 4 Banks Mobile DDR SDRAM Features All inputs except data & DM are sampled at the rising edge of the system clock(CLK) DQS is edge-aligned with data for READ; center-aligned with data for WRITE


    Original     		M53D256328A PDF