t15060
Abstract: No abstract text available
Text: 3 CY2300 Phase-Aligned Clock Multiplier Features Benefits • 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref • Single phase-locked loop architecture 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz • Phase Alignment All outputs will have a consistent phase relationship with each
|
Original
|
CY2300
150-mil
CY2300
t15060
|
PDF
|
CY2300SI
Abstract: CY2300 CY2300SC CY2300SXC CY2300SXCT CY2300SXIT
Text: CY2300 Phase-Aligned Clock Multiplier Features Benefits • 4-multiplier configuration ■ 1/2x, 1x, 1x, 2x Ref ■ Single phase-locked loop architecture ■ ■ Phase Alignment 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz
|
Original
|
CY2300
150-mil
CY2300SI
CY2300
CY2300SC
CY2300SXC
CY2300SXCT
CY2300SXIT
|
PDF
|
CY2300SI
Abstract: CY2300 CY2300SC
Text: 3 CY2300 Phase-Aligned Clock Multiplier Features Benefits • 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref • Single phase-locked loop architecture 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz • Phase Alignment All outputs will have a consistent phase relationship with each
|
Original
|
CY2300
150-milt
CY2300
CY2300SI
CY2300SC
|
PDF
|
CY2300SI
Abstract: CY2300 CY2300SC CY2300SXC CY2300SXCT CY2300SXIT
Text: CY2300 Phase-Aligned Clock Multiplier Features • • • • • • • • • • Benefits 4-multiplier configuration Single phase-locked loop architecture Phase Alignment Low jitter, high accuracy outputs Output enable pin 3.3V operation 5V Tolerant input
|
Original
|
CY2300
150-mil
CY2300
CY2300SI
CY2300SC
CY2300SXC
CY2300SXCT
CY2300SXIT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY2300 Phase-Aligned Clock Multiplier Phase-Aligned Clock Multiplier Functional Description Features The CY2300 is a 4 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.
|
Original
|
CY2300
CY2300
150-mil
|
PDF
|
FPS009-2203-10
Abstract: MJ158L MR-551L ASM, POT1 10T R1K FPS009-2203 BA1611 8093 c46 2526-6002UB 2540-6002UB 9pin rs232
Text: M5251C3 Evaluation Board Users Guide Document Number: M5251C3UG Rev. 0 05/2006 How to Reach Us: Home Page: www.freescale.com E-mail: [email protected] USA/Europe or Locations Not Listed: Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road
|
Original
|
M5251C3
M5251C3UG
CH370
GP1FA550RZ
GP1FA553RZ
GP1FA550RZ
GP1FA550TZ
GP1FA551TZ,
425-1101-5-ND
FPS009-2203-10
MJ158L
MR-551L
ASM, POT1 10T R1K
FPS009-2203
BA1611
8093 c46
2526-6002UB
2540-6002UB
9pin rs232
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY2300 Phase-Aligned Clock Multiplier Phase-Aligned Clock Multiplier Features Functional Description • 4-multiplier configuration The CY2300 is a 4 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.
|
Original
|
CY2300
CY2300
150-mil
|
PDF
|
CY2300SI
Abstract: CY2300 CY2300SC CY2300SXC CY2300SXCT CY2300SXIT
Text: CY2300 Phase-Aligned Clock Multiplier Phase-Aligned Clock Multiplier Features Functional Description • 4-multiplier configuration The CY2300 is a 4 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.
|
Original
|
CY2300
CY2300
150-mil
CY2300SI
CY2300SC
CY2300SXC
CY2300SXCT
CY2300SXIT
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY2300 Phase-Aligned Clock Multiplier Phase-Aligned Clock Multiplier Features Functional Description • 4-multiplier configuration The CY2300 is a 4 output 3.3 V phase-aligned system clock designed to distribute high-speed clocks in PC, workstation, datacom, telecom, and other high-performance applications.
|
Original
|
CY2300
CY2300
150-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1CY2303 CY2300 Phase-Aligned Clock Multiplier Features Benefits • 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref • Single phase-locked loop architecture 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz • Phase Alignment
|
Original
|
1CY2303
CY2300
|
PDF
|
CY2300SI
Abstract: ma 6197 CY2300SXIT CY2300 CY2300SC CY2300SXC CY2300SXCT
Text: CY2300 Phase-Aligned Clock Multiplier Features • • • • • • • • • • Benefits 4-multiplier configuration Single phase-locked loop architecture Phase Alignment Low jitter, high accuracy outputs Output enable pin 3.3V operation 5V Tolerant input
|
Original
|
CY2300
150-mil
CY2300
CY2300SI
ma 6197
CY2300SXIT
CY2300SC
CY2300SXC
CY2300SXCT
|
PDF
|
CY2300SI
Abstract: No abstract text available
Text: CY2300 PRELIMINARY Phase-Aligned System Clock Features Benefits • 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref • Single phase-locked loop architecture 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz • Phase Alignment
|
Original
|
CY2300
150-mil
CY2300SI
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY2300 Phase-Aligned System Clock Features Benefits • 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref • Single phase-locked loop architecture 10 MHz to 166.67 MHz operating range reference input from 20 MHz to 83.33 MHz • Phase Alignment All outputs will have a consistent phase relationship with each
|
Original
|
CY2300
150-mil
|
PDF
|