Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLIP FLOP J K Search Results

    FLIP FLOP J K Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TC4013BP Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, D-Type Flip-Flop, DIP14 Visit Toshiba Electronic Devices & Storage Corporation
    TC7WZ74FU Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-505 (SM8), -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    TC7WZ74FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-765 (US8), -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    TC7WH74FU Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-505 (SM8), -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    TC7WH74FK Toshiba Electronic Devices & Storage Corporation One-Gate Logic(L-MOS), D-Type Flip-Flop, SOT-765 (US8), -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation

    FLIP FLOP J K Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: IDT74LVC112A 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL IDT74LVC112A NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: This dual negative-edge-triggered J-K flip-flop is built using advanced


    Original     		IDT74LVC112A PDF

    C1995

    Abstract: DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A
    Text: DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop Each flip-flop has individual J K clock clear and preset inputs and also complementary Q and Q outputs


    Original     		DM74ALS109A DM54ALS109A C1995 DM74ALS DM74ALS109AM DM74ALS109AN LS109 M16A N16A PDF

    8 way flip-flop ic

    Abstract: IDT74LVC112A LVC112A
    Text: IDT74LVC112A 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL IDT74LVC112A NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: This dual negative-edge-triggered J-K flip-flop is built using advanced


    Original     		IDT74LVC112A 8 way flip-flop ic IDT74LVC112A LVC112A PDF

    DM74ALS

    Abstract: DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109
    Text: DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    Original     		DM74ALS109A DM54ALS109A DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109 PDF

    LCX112

    Abstract: 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16 DSA0031497
    Text: Revised August 1998 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		74LCX112 LCX112 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16 DSA0031497 PDF

    DM74ALS109A

    Abstract: DM74ALS109AM DM74ALS109AN LS109 M16A MS-001 N16E
    Text: Revised February 2000 DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The DM74ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    Original     		DM74ALS109A DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A MS-001 N16E PDF

    LCX112

    Abstract: MTC16 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D
    Text: Revised February 2001 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		74LCX112 LCX112 74LCX112 MTC16 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D PDF

    74LCX112

    Abstract: 74LCX112M 74LCX112MTC 74LCX112SJ LCX112 M16A M16D MTC16
    Text: Revised March 1999 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		74LCX112 LCX112 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16 PDF

    Untitled

    Abstract: No abstract text available
    Text: Revised February 2001 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		74LCX112 LCX112 74LCX112 PDF

    Untitled

    Abstract: No abstract text available
    Text: Signetics 54F113 Flip-Flop Dual J-K Negative Edge-Triggered Flip-Flop Without Reset Product Specification Military Logic Products DESCRIPTION The 54F113 is a dual J-K negative edge-triggered flip-flop featuring indi­ vidual J, K, Set and Clock inputs. The


    OCR Scan     		54F113 54F113 500ns PDF

    TC40H076AP

    Abstract: AH120 A140S TC40H076P TC40H76AP
    Text: TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA Æ TC40H076P/F TC40H076AP/AF C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H076 TC40H076A DUAL J-K FLIP-FLOP PULSE TRIGGER TYPE DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE) The TC40H076 is a dual J-K flip-flop with


    OCR Scan     		TC40H076P/F TC40H076AP/AF TC40H076 TC40H076A TC40H076A, 3d13a-p) TC40H076AP AH120 A140S TC40H076P TC40H76AP PDF

    Untitled

    Abstract: No abstract text available
    Text: m jé National Semiconductor DM74AS109 Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The ’AS109 is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also


    OCR Scan     		DM74AS109 AS109 PDF

    74107 pin diagram

    Abstract: CI 74107 74ls107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916
    Text: Signetics 74107, LS107 Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The ’107 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flip­ flop. JK information is loaded into the


    OCR Scan     		LS107 74LS107 1N916, 1N3064, 500ns 74107 pin diagram CI 74107 pin configuration 74LS107 TTL 74107 2RD22 74107 LS107 1N3064 1N916 PDF

    14027B

    Abstract: HD14027B
    Text: HD14027B Dual J - K Flip Flop The HD14027B dual J-K flip-flop has independent J, K, Clock C , Set(S) and Reset(R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. • PIN ARRANGEMENT ■ FEATURES • • •


    OCR Scan     		HD14027B HD14027B CD4027B MC14027B K20ns 14027B PDF

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA DUAL J-K FLIP-FLOP MC14027B The MC14Q27B dual J-K flip-flop has independent J, K, Clock {Q, Set S and Reset |R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. CMOS SSI • • Diode Protection on A ll Inputs


    OCR Scan     		MC14Q27B MC14027B PDF

    54S112

    Abstract: totempole d2302
    Text: Signetics 54S 112 Flip-Flop Dual J-K Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54S112 is a dual J-K negative edge-triggered flip-flop featuring individu­ al J, K, Clock, Set and Reset inputs. The Set 5d and Reset (RD) inputs, when Low,


    OCR Scan     		54S112 54S112 54SXXX 500ns 1N916 1N3064, totempole d2302 PDF

    ECL 10135

    Abstract: 10135 jk flipflop 425 10135F 10135N 10135dc ecl 10K signetics
    Text: Signetics 10135 Flip-Flop Dual J-K Master-Slave Flip-Flop P roduct Specification ECL Products DESCRIPTION The 10135 is a Dual Master-Slave DC coupled J-K Flip-Flop. It contains a com­ mon clock and separate J-K inputs which do not affect the output when the


    OCR Scan     		10135N 10135F 800mVp-p 500ns ECL 10135 10135 jk flipflop 425 10135F 10135N 10135dc ecl 10K signetics PDF

    Untitled

    Abstract: No abstract text available
    Text: 54F109 Signetics Flip-Flop Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Military Logic Products DESCRIPTION The 54F109 is a dual positive edge-trig­ gered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs, and complementary Ü outputs.


    OCR Scan     		54F109 54F109 500ns PDF

    Untitled

    Abstract: No abstract text available
    Text: December 1989 Semiconductor DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    OCR Scan     		DM74ALS109A DM54ALS109A PDF

    Untitled

    Abstract: No abstract text available
    Text: 109 A National Semiconductor DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    OCR Scan     		DM74ALS109A DM54ALS109A PDF

    Untitled

    Abstract: No abstract text available
    Text: MC14025B See Page 6-5 MOTOROLA MCM025U8 See Page 6-14 MC14027B DUAL J-K FLIP-FLOP The M C14027B dual J-K flip-flop has independent J , K , Clock C , Set (S) and Reset (R ) inputs for each flip-flop. These devices may be used in control, register, or toggle functions.


    OCR Scan     		MC14025B MCM025U8 MC14027B C14027B PDF

    74107 pin diagram

    Abstract: 74107 74LS107 74107 flip flop H/CI 74107 pin configuration 74LS107 1N3064 1N916 74LS LS107
    Text: 74107, LS107 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION Th e '1 0 7 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. The 7 4 1 0 7 Is a positive pulse-triggered flip­ flop. JK information is loaded into the


    OCR Scan     		74LS107 1N916, 1N3064, 500ns 74107 pin diagram 74107 74107 flip flop H/CI 74107 pin configuration 74LS107 1N3064 1N916 74LS LS107 PDF

    Untitled

    Abstract: No abstract text available
    Text: Revised August 1998 SE M IC O N D U C TO R TM 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has inde£endent J, K, PRESET, CLEAR, and CLOCK inputs with Q,


    OCR Scan     		74LCX112 LCX112 74LCX112 PDF

    54F109

    Abstract: No abstract text available
    Text: Philips Semiconductors Military FAST Products Product specification Flip-flop 54F109 DESCRIPTION The JK design allows operation as a D flip-flop by tying the J and K inputs together. The 54F109 is a dual positive edge-triggered JK*type flip-flop featuring individual J, K, Clock, Set and Reset inputs, and


    OCR Scan     		54F109 54F109 500ns PDF