Untitled
Abstract: No abstract text available
Text: LM5032 www.ti.com SNVS344A – MARCH 2005 – REVISED APRIL 2013 LM5032 High Voltage Dual Interleaved Current Mode Controller Check for Samples: LM5032 FEATURES • • 1 • 2 • • • • • • • • • • • • Two Independent PWM Current Mode
|
Original
|
LM5032
SNVS344A
LM5032
|
PDF
|
UCC28220-Q1
Abstract: TPS2811 TSSOP-16 UCC27324 UCC28220 UCC28220QPWRQ1 SLUS789 U2822 UC3714
Text: UCC28220-Q1 www.ti.com SLUS789 – MARCH 2008 INTERLEAVED DUAL PWM CONTROLLER WITH PROGRAMMABLE MAXIMUM DUTY CYCLE FEATURES APPLICATIONS • Qualified for Automotive Applications • 2-MHz High-Frequency Oscillator With 1-MHz Operation Per Channel • Matched Internal Slope Compensation Circuits
|
Original
|
UCC28220-Q1
SLUS789
UCC28220-Q1
TPS2811
TSSOP-16
UCC27324
UCC28220
UCC28220QPWRQ1
SLUS789
U2822
UC3714
|
PDF
|
ISL62882HRTZ
Abstract: auburndale thermistor ntc 60 0250 ISL62882 ISL62882B ISL62882BHRTZ ISL62882BHRTZ-T ISL62882HRTZ-T ISL62882IRTZ ISL62882IRTZ-T
Text: ISL62882, ISL62882B Data Sheet April 1, 2009 Multiphase PWM Regulator for IMVP-6.5 Mobile CPUs The ISL62882 is a multiphase PWM buck regulator for miroprocessor core power supply. The multiphase buck converter uses interleaved phase to reduce the total output
|
Original
|
ISL62882,
ISL62882B
ISL62882
ISL62882
5m-1994.
FN6890
ISL62882HRTZ
auburndale
thermistor ntc 60 0250
ISL62882B
ISL62882BHRTZ
ISL62882BHRTZ-T
ISL62882HRTZ-T
ISL62882IRTZ
ISL62882IRTZ-T
|
PDF
|
AN1018
Abstract: ISL6207 ISL6219 ISL6219CA TB379
Text: ISL6219 Data Sheet June 2002 Microprocessor CORE Voltage Regulator Precision Multi-Phase BUCK PWM Controller for Mobile Applications The ISL6219 provides core-voltage regulation by driving up to three interleaved synchronous-rectified buck-converter channels in parallel. Intersil multi-phase controllers together
|
Original
|
ISL6219
ISL6219
ISL6207
AN1018
ISL6219CA
TB379
|
PDF
|
HIP6601B
Abstract: ISL6569 ISL6569CB ISL6569CB-T ISL6569CR ISL6569CR-T MO-220 DAC ic 0808 pin diagram
Text: ISL6569 Data Sheet August 2002 FN9085.3 Multi-Phase PWM Controller Features The ISL6569 provides core-voltage regulation by driving two interleaved synchronous-rectified buck-converter channels in parallel. Interleaving the channel timing results in increased ripple frequency which reduces input and output
|
Original
|
ISL6569
FN9085
ISL6569
HIP6601B
ISL6569CB
ISL6569CB-T
ISL6569CR
ISL6569CR-T
MO-220
DAC ic 0808 pin diagram
|
PDF
|
ISL6334B
Abstract: ISL6334BCRZ ISL6334BIRZ ISL6334C ISL6334CIRZ MO-220 VR11 isl6622
Text: ISL6334B, ISL6334C Data Sheet June 1, 2009 VR11.1, 4-Phase PWM Controller with Light Load Efficiency Enhancement and Load Current Monitoring Features The ISL6334B, ISL6334C control microprocessor core voltage regulation by driving up to 4 interleaved synchronous-rectified buck channels in parallel. This
|
Original
|
ISL6334B,
ISL6334C
ISL6334C
5m-1994.
FN6689
ISL6334B
ISL6334BCRZ
ISL6334BIRZ
ISL6334CIRZ
MO-220
VR11
isl6622
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY PDM34089 3.3V 64K x 32 Fast CMOS Synchronous Static RAM with Burst Counter Features n n n n n n n n n n n n n n n Interfaces directly with the x86, Pentium , 680X0 and PowerPC™ processors Single 3.3V power supply Mode selectable for interleaved or linear burst:
|
Original
|
PDM34089
680X0
680x0
100-pin
PDM34089
64Kx32)
|
PDF
|
LF3320
Abstract: interleave D213 200H 201H D113 D114 D115 D214 D215
Text: Interleaved Filtering with the LF3320 Application Note DEVICES INCORPORATED Interleaved Filtering with the LF3320 DEVICES INCORPORATED Optimized to support interleaved data sets, the LF3320’s architecture provides users with a cost-effective singlechip 32-tap FIR filter while significantly simplifying system design.
|
Original
|
LF3320
LF3320
32-tap
RIN11-0
DIN11-0
interleave
D213
200H
201H
D113
D114
D115
D214
D215
|
PDF
|
the pin function of ic 7405
Abstract: AMZ8016-DMA
Text: 9 L 0 8 Z U IV AmZ8016 DM A T ransfe r C o ntroller DISTINCTIVE CHARACTERISTICS • • • Two independent multi-function channels Automatic loading/reloading of control parameters by each channel Optional automatic chaining of operations Channel interleave operations
|
OCR Scan
|
AmZ8016
Z8000
the pin function of ic 7405
AMZ8016-DMA
|
PDF
|
Thermometrics varistor
Abstract: No abstract text available
Text: User's Guide SLUU512 – August 2011 UCC28063EVM-723 300-W Interleaved PFC Pre-Regulator The UCC28063 is a dual-phase, transition-mode Power Factor Correction PFC pre-regulator. The UCC28063EVM-723 is an evaluation module (EVM) with a 390-V, 300-W, dc output that operates from a
|
Original
|
SLUU512
UCC28063EVM-723
UCC28063
UCC28063EVM.
Thermometrics varistor
|
PDF
|
Thermometrics varistor
Abstract: No abstract text available
Text: User's Guide SLUU280B – May 2007 – Revised July 2008 UCC28060EVM 300-W Interleaved PFC Pre-Regulator The UCC28060 is a dual-phase, transition-mode Power Factor Correction PFC pre-regulator. The UCC28060EVM is an evaluation module (EVM) with a 390-V, 300-W, dc output that operates from a
|
Original
|
SLUU280B
UCC28060EVM
UCC28060
UCC28060EVM.
Thermometrics varistor
|
PDF
|
jdsu interleaver
Abstract: collimator dwdm 4 channel 100 ghz interleaver corning JDSU dwdm
Text: COMMUNICATIONS COMPONENTS 50/100 GHz, 100/200 GHz Passive Interleavers IBC Series Key Features • Low dispersion • Low insertion loss • High channel isolation • Wide clear bandwidth • Full C- or L-band coverage • Athermal design Applications • Extend existing network capacity
|
Original
|
498-JDSU
5378-JDSU
SMF-28
jdsu interleaver
collimator
dwdm 4 channel 100 ghz
interleaver corning
JDSU dwdm
|
PDF
|
intel 386 motherboard diagram
Abstract: 386SX chipset intel 82395sx 82395sx Intel 386 DX 82395dx Intel CPU 386
Text: SbE D in te ! • 4Ö2L17S DllS3b2 4T4 ■ I T L 1 INTEL CORP UP/PRPHLS 82311 ' •5 2 -3 > 3 -1 3 HIGH INTEGRATION Micro Channel COMPATIBLE PERIPHERAL CHIP SET Flexible Memory Architecture Support — Up to 4 Banks of Interleaved Page Memory — 256K, 1M, 4M DRAM Support
|
OCR Scan
|
2L17S
82077AA
386SX
82395DX
82395SX
intel 386 motherboard diagram
386SX chipset
intel 82395sx
Intel 386 DX
Intel CPU 386
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. 64K x 32, 3.3V SYNCHRONOUS SRAM WITH PIPELINED OUTPUTS AND INTERLEAVED/LINEAR BURST COUNTER FEATURES: • 64K x 32 m em ory configuration • Supports high perform ance system speed - up to 100 MHz 5 ns C lock-to-D ata Access
|
OCR Scan
|
100-pin
IDT71V632
71V632
PK100-1
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: IBM11M32735B IBM11M32735C 32M x 72 DRAM Module Features • 168 Pin JEDEC Standard, 8 Byte Dual In-line Memory Module • System Performance Benefits: - Buffered inputs except RAS, Data - Reduced noise (32 VSs/V cc P^s) - 4 Byte Interleave enabled - Buffered PDs
|
OCR Scan
|
IBM11M32735B
IBM11M32735C
32Mx72
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IBM13T4644MPC 4M x 64 SDRAM SO DIMM Features • 144 Pin emerging JEDEC Standard, 8 Byte Small Outline Dual-In-Iine Memory Module • Programmable Operation: - CAS Latency: 2, 3 - Burst Type: Sequential or Interleave - Burst Length: 1, 2, 4, 8, Full-Page (FullPage supports Sequential burst only)
|
OCR Scan
|
IBM13T4644MPC
4Mx64
|
PDF
|
Untitled
Abstract: No abstract text available
Text: In te g ra te d D e v iz e T e c h n o lo g y , l i e . 64K x 32, 3.3V SYNCHRONOUS SRAM WITH PIPELINED OUTPUTS AND INTERLEAVED/LINEAR BURST COUNTER, SINGLE CYCLE DESELECT FEATURES: • 64K x 32 m em ory configuration • Supports high system speed: -4 4ns clock access tim e 133 MHz
|
OCR Scan
|
T58LC
64K32D
IDT71V632
71V632
PK100-1)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 47E D SIEMENS • fi23SbOS 0031bl0 <3 ■ SIEG SIEMENS AKTIENGESEL LSCHAF SAB 82C212 Page/Interleave Memory Controller of Siemens PC-AT Chipset Advance Information 157 3.90 M7E » I fl2 3 5 b 0 5 G 0 3 1 b ll SIEMENS AKTIENGESELLSCHAF □ ■ S IE G SAB 82C212
|
OCR Scan
|
fi23SbOS
0031bl0
82C212
M/256
640CHAF
SAB82C212
|
PDF
|
WD2010
Abstract: mfm encoder SEAGATE WD2010-05 256X8 SA1000 ST506 WD1010-05 WD1510
Text: WESTERN O R P O R DIGITAL A T I O N WD2010-05 C WD2010-05 Winchester Disk Controller FEATURES • COMPATIBLE WITH MOST MICROPROCESSORS VIA AN 8-BIT DATA BUS DATA RATE O F 5 MBS MULTIPLE SECTOR READ AND WRITE CO M M AND S FORMATTING AND SECTOR INTERLEAVE CAPABILITY
|
OCR Scan
|
WD2010-05
32-BIT
16-BIT
WD2010
mfm encoder
SEAGATE
256X8
SA1000
ST506
WD1010-05
WD1510
|
PDF
|
AD9763
Abstract: AD9763AST AD9763-EB AWG2021
Text: a FEATURES 10-Bit Dual Transmit DAC 125 MSPS Update Rate Excellent SFDR to Nyquist @ 5 mHz Output: 75 dBc Excellent Gain and Offset Matching: 0.1% Fully Independent or Single Resistor Gain Control Dual Port or Interleaved Data On-Chip 1.2 V Reference Single 5 V or 3 V Supply Operation
|
Original
|
10-Bit
48-Lead
AD9763
10-bit
C00617a
ST-48)
AD9763AST
AD9763-EB
AWG2021
|
PDF
|
ic 709
Abstract: Reed-Solomon Decoder
Text: comtech aha corporation PRODUCT BRIEF AHA G709D-10 FEC Core 10 GB/S ITU G.709 REED-SOLOMON DECODER The G709D-10 core implements the 16 block interleaved RS 255,239 code specified by in Annex A of the ITU G.709 standard. The G709D-10 core is specifically designed to
|
Original
|
G709D-10
G709E
PBG709D10
ic 709
Reed-Solomon Decoder
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DMA Transfer Controller DISTINCTIVE CHARACTERISTICS • • Channel interleave operations Masked data pattern matching for search operations V ectored interrupts on selected transfer conditions Base registers for repetitive operations Tw o independent m ulti-function channels
|
OCR Scan
|
Z8016*
10/iS
|
PDF
|
Untitled
Abstract: No abstract text available
Text: P a r a d i g PDM44026 m 32K x 36 Fast CMOS Synchronous Static SRAM with Interleaved Burst Counter Features Description □ Interfaces directly with the i486 , Pentium™ processors 80,66, 60,50,40 MHz □ High Speed Access Times - Clock to data valid times:
|
OCR Scan
|
PDM44026
100-pin
OOOD752
|
PDF
|
FAN5091
Abstract: FDP6670AL MBR0520 MBR1635 mosfet k 2038 RUBYCON M 194 2028 mosfet driver fairchild mosfet selection guide mosfet specification
Text: www.fairchildsemi.com FAN5091 Two Slice Interleaved Synchronous Buck Converter Description • Programmable output from 1.10V to 1.85V in 25mV steps using an integrated 5-bit DAC • Two interleaved synchronous slices for maximum performance • Built-in current sharing between slices
|
Original
|
FAN5091
200KHz
FAN5091
DS30001584
FDP6670AL
MBR0520
MBR1635
mosfet k 2038
RUBYCON M 194
2028 mosfet driver
fairchild mosfet selection guide
mosfet specification
|
PDF
|