Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    JK FLIP FLOP Search Results

    JK FLIP FLOP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74ACT11175DW Rochester Electronics LLC D Flip-Flop, Visit Rochester Electronics LLC Buy
    SN54LS107J Rochester Electronics LLC J-K Flip-Flop Visit Rochester Electronics LLC Buy
    MC2125FB2 Rochester Electronics LLC MC2125 - J-K Flip-Flop Visit Rochester Electronics LLC Buy
    SN74HC534DW-G Rochester Electronics LLC 74HC534 - Octal D-Type Flip-Flop Visit Rochester Electronics LLC Buy
    74LS574N Rochester Electronics 74LS574 - Octal D-Type Flip Flop Visit Rochester Electronics Buy

    JK FLIP FLOP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    QK1-1

    Abstract: 74AC MC74AC113 MC74ACT113
    Text: MC74AC113 MC74ACT113 Dual JK Negative EdgeĆTriggered FlipĆFlop DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC113/74ACT113 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall


    Original     		PDF MC74AC113 MC74ACT113 MC74AC113/74ACT113 MC74AC74/74ACT74 ACT113 MC74AC113/D* MC74AC113/D QK1-1 74AC MC74AC113 MC74ACT113

    74AC

    Abstract: MC74AC109 MC74ACT109
    Text: MC74AC109 MC74ACT109 Dual JK Positive EdgeĆTriggered FlipĆFlop DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall


    Original     		PDF MC74AC109 MC74ACT109 MC74AC109/74ACT109 MC74AC74/74ACT74 ACT109 MC74AC109/D* MC74AC109/D 74AC MC74AC109 MC74ACT109

    74AC

    Abstract: ACT112 MC74AC112 MC74ACT112
    Text: MC74AC112 MC74ACT112 Dual JK Negative EdgeĆTriggered FlipĆFlop DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC112/74ACT112 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall


    Original     		PDF MC74AC112 MC74ACT112 MC74AC112/74ACT112 MC74AC74/74ACT74 ACT112 MC74AC112/D* MC74AC112/D 74AC MC74AC112 MC74ACT112

    C1995

    Abstract: DM74S109 DM74S109N N16E
    Text: DM74S109 Dual JK Positive Edge-Triggered Flip-Flop General Description This device consists of two high speed completely independent transition clocked JK flip-flops The clocking operation is independent of rise and fall times of the clock waveform The JK design allows operation as a D flip-flop refer to ’S74


    Original     		PDF DM74S109 DM74S109N C1995 DM74S109N N16E

    SN74LS109A

    Abstract: SN74LS109AD SN74LS109ADR2 SN74LS109AM SN74LS109AMEL SN74LS109AN
    Text: SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and


    Original     		PDF SN74LS109A SN74LS109A r14153 SN74LS109A/D SN74LS109AD SN74LS109ADR2 SN74LS109AM SN74LS109AMEL SN74LS109AN

    948F

    Abstract: MC74AC109 MC74AC109D MC74AC109N MC74ACT109 MC74ACT109D MC74ACT109N
    Text: MC74AC109, MC74ACT109 Dual JK Positive Edge-Triggered Flip-Flop The MC74AC109/74ACT109 consists of two high–speed completely independent transition clocked JK flip–flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip–flop refer to


    Original     		PDF MC74AC109, MC74ACT109 MC74AC109/74ACT109 MC74AC74/74ACT74 ACT109 r14525 MC74AC109/D 948F MC74AC109 MC74AC109D MC74AC109N MC74ACT109 MC74ACT109D MC74ACT109N

    Untitled

    Abstract: No abstract text available
    Text: MC74AC109 MC74ACT109 Dual JK Positive EdgeĆTriggered FlipĆFlop The MC74AC109/74ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop refer to


    Original     		PDF MC74AC109/74ACT109 MC74AC74/74ACT74 ACT109 MC74AC109 MC74ACT109 r14525 MC74AC109/D

    SN74LS109A

    Abstract: SN74LS109AD SN74LS109AN
    Text: SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and


    Original     		PDF SN74LS109A SN74LS109A r14153 SN74LS109A/D SN74LS109AD SN74LS109AN

    74F109

    Abstract: 9471 54F109DM 54F109FM 54F109LM 74F109PC 74F109SC 74F109SJ F109 J16A
    Text: 54F 74F109 Dual JK Positive Edge-Triggered Flip-Flop General Description The ’F109 consists of two high-speed completely independent transition clocked JK flip-flops The clocking operation is independent of rise and fall times of the clock waveform The JK design allows operation as a D flip-flop refer to ’F74


    Original     		PDF 74F109 74F109PC 16-Lead 20-3A 74F109 9471 54F109DM 54F109FM 54F109LM 74F109PC 74F109SC 74F109SJ F109 J16A

    Untitled

    Abstract: No abstract text available
    Text: SN74LS109A Dual JK Positive Edge-Triggered Flip-Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and


    Original     		PDF SN74LS109A r14525 SN74LS109A/D

    Untitled

    Abstract: No abstract text available
    Text: 54ACT112 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop Literature Number: SNOS434A July 20, 2009 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 'ACT112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state


    Original     		PDF 54ACT112 54ACT112 SNOS434A ACT112

    SN74LS109AM

    Abstract: No abstract text available
    Text: SN74LS109A Dual JK Positive Edge−Triggered Flip−Flop The SN74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and


    Original     		PDF SN74LS109A SN74LS109A/D SN74LS109AM

    SN54/74LS109A

    Abstract: 751B-03 truth table NOT gate 74 74LS109A SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74ls109
    Text: SN54/74LS109A DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The SN54/ 74LS109A consists of two high speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D


    Original     		PDF SN54/74LS109A 74LS109A 751B-03 SN54/74LS109A 751B-03 truth table NOT gate 74 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74ls109

    HD74AC107

    Abstract: HD74AC107FPEL HD74AC107RPEL HD74ACT107
    Text: HD74AC107/HD74ACT107 Dual JK Flip-Flop with Separate Clear and Clock REJ03D0243–0200Z (Previous ADE-205-363 (Z) Rev.2.00 Jul.16.2004 Description The HD74AC107/HD74ACT107 dual JK master/slave flip-flops have a separate clock for each flip-flop. Inputs to the


    Original     		PDF HD74AC107/HD74ACT107 REJ03D0243 0200Z ADE-205-363 HD74AC107/HD74ACT107 HD74ACT107 HD74AC1 HD74AC107 HD74AC107FPEL HD74AC107RPEL

    Untitled

    Abstract: No abstract text available
    Text: L M M OTOROLA M C74AC109 M C74ACT109 Dual JK Positive Edge-Triggered Flip-Flop DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC102/74ACT109 consists of two high-speed com pletely independent transition clocked JK flip-flops. The_clocking operation is independent of rise and fall


    OCR Scan     		PDF C74AC109 C74ACT109 MC74AC102/74ACT109 C74AC74/74ACT74 MC74AC109/D

    connecting diagram for ic 74 08

    Abstract: H2635
    Text: DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS109-109A consist of two high sjjeed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operatioji as a D flip-flop by simply


    OCR Scan     		PDF T54LS/T74LS109-109A T54LSXXX T74LSXXX connecting diagram for ic 74 08 H2635

    Untitled

    Abstract: No abstract text available
    Text: as DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS109-109A consist of two high sg>eed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK


    OCR Scan     		PDF T54LS/T74LS109-109A T74LSXXX T54LSXXX

    dual d flip-flop

    Abstract: t flipflop 74F109
    Text: MOTOROLA DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC54/74F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking_operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D


    OCR Scan     		PDF MC54/74F109 dual d flip-flop t flipflop 74F109

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA MC74AC109 MC74ACT109 Dual JK Positive Edge-Triggered Flip-Flop DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP The MC74AC109 74ACT109 consists o f tw o high-speed co m ple te ly independent tra n s itio n clocked JK flip -flo p s. The clocking ope ra tio n is independent o f rise and


    OCR Scan     		PDF MC74AC109 MC74ACT109 74ACT109 MC74AC74/74ACT74 ACT109 74ACT

    AC112

    Abstract: nj202
    Text: AVG Semiconductors_ DDiT Technical Data Dual JK Negative EdgeTriggered Flip-Flop DV74AC112 This device consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is inde­ pendent of rise and fall times of the clock waveform. The JK design


    OCR Scan     		PDF AVG-003 AVG-004 AC112 nj202

    9S109

    Abstract: ScansUX1001
    Text: FAIRCHILD SUPER HIGH SPEED TTL/SSI • 9S109 DUAL JK FLIP-FLOP DESCRIPTION - The 9S109 consists of two high speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins


    OCR Scan     		PDF 9S109 9S109, ScansUX1001

    CQ 523

    Abstract: a5 gnc ScansUX984 9024XC
    Text: TTL/SSI • 9000 SERIES DUAL JK OR D FLIP-FLOP - 9024 The 9024 consists of two high speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins together.


    OCR Scan     		PDF

    ac112

    Abstract: No abstract text available
    Text: AVG Semiconductors DDiT Technical Data Dual JK Negative EdgeTriggered Flip-Flop This device consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is inde­ pendent of rise and fall times of the clock waveform. The JK design


    OCR Scan     		PDF AVG-003 AVG-004 DV74AC112 DLj34 1-800-AVG-SEMI ac112

    9L24

    Abstract: ScansUX997
    Text: LPTTL/SSI 9L24 LOW POWER DUAL JK OR D FLIP-FLOP DESCRIPTIO N — The Low Power TTL/SSI 9L24 consists of two completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop by simply connecting the J and K pins


    OCR Scan     		PDF 16-LEAD 500ns- 9L24 ScansUX997