Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LOGICVISION Search Results

    LOGICVISION Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    ahb arbiter in mentor

    Abstract: 16x16x1.4
    Text: GS40 0.11-µm CMOS Standard Cell/Gate Array Version 0.5 May 19, 2000 Copyright  Texas Instruments Incorporated, 2000 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF

    verilog code voltage regulator

    Abstract: verilog code for 32 bit risc processor vhdl code for watchdog timer of ATM fastscan verilog code for 16 bit risc processor NET 1672 analog to digital converter verilog Multi-Channel DMA Controller verilog code arm processor Texas Instruments I2C
    Text: GS30TR 0.15-µm CMOS Standard Cell/Gate Array Version 1.2 May 17, 2000 Copyright  Texas Instruments Incorporated, 2000 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF GS30TR verilog code voltage regulator verilog code for 32 bit risc processor vhdl code for watchdog timer of ATM fastscan verilog code for 16 bit risc processor NET 1672 analog to digital converter verilog Multi-Channel DMA Controller verilog code arm processor Texas Instruments I2C

    verilog code for UART with BIST capability

    Abstract: vhdl code for 8 to 3 encoder using concurrent sta 2 port register file open LVDS deserialization IP OC768 ARM10 ARM946 SR40 TLK2201 verilog code for ahb bus slave
    Text: SR40 0.095-µm High-Speed Copper Standard Cell/Gate Array ASIC Version 1.1 May 17, 2001 Copyright  Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF 24-hour verilog code for UART with BIST capability vhdl code for 8 to 3 encoder using concurrent sta 2 port register file open LVDS deserialization IP OC768 ARM10 ARM946 SR40 TLK2201 verilog code for ahb bus slave

    Untitled

    Abstract: No abstract text available
    Text: DS92UT16 DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers Literature Number: SNOS992D July 19, 2011 DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers 1.0 General Description The DS92UT16 is a flexible UTOPIA to LVDS Bridge device.


    Original     		PDF DS92UT16 DS92UT16TUF SNOS992D DS92UT16TUF DS92UT16

    verilog code for DFT

    Abstract: different vendors of cpld and fpga vhdl code for dFT 32 point verilog code for DFT multiplication active noise cancellation for FPGA Development of a methodology to reduce the order SIGNAL PATH designer write operation using ram in fpga
    Text: Epson FPGA to ASIC Conversion Introduction | Feature | Advantages/Benefits | Design Flow/Interface | Design Consideration Introduction Epson has a FPGA to ASIC flow tailored to your needs. Epson has ASIC to FPGA conversion methodology with complete support for industries leading FPGA families. Epson


    Original     		PDF

    2TC47

    Abstract: BGA196 BIP-16 uaa 180 DS92UT16 DS92UT16TUF NUJB0196 TC21 intel AT 89 INSTRUCTION SET UAA 190
    Text: DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers 1.0 General Description The DS92UT16 is a flexible UTOPIA to LVDS Bridge device. The LVDS Bridge transparently transports the UTOPIA bus over a high speed LVDS serial link. The device includes


    Original     		PDF DS92UT16TUF DS92UT16 DS92UT16TUF 2TC47 BGA196 BIP-16 uaa 180 NUJB0196 TC21 intel AT 89 INSTRUCTION SET UAA 190

    verilog code for UART with BIST capability

    Abstract: SR40 TLK2201 OC768
    Text: SR40 0.095-µm High-Speed Copper Standard Cell/Gate Array ASIC March 4, 2002 Copyright  Texas Instruments Incorporated, 2002 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF 24-hour SRST142 verilog code for UART with BIST capability SR40 TLK2201 OC768

    Untitled

    Abstract: No abstract text available
    Text: OBSOLETE DS92UT16 www.ti.com SNOS992E – JANUARY 2002 – REVISED APRIL 2013 DS92UT16 UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers Check for Samples: DS92UT16 FEATURES 1 • 23 • 832 Mbps LVDS 16-bit Serializer and Deserializer Interface


    Original     		PDF DS92UT16 SNOS992E DS92UT16 16-bit

    DS92UT16

    Abstract: DS92UT16TUF NUJB0196 TC21
    Text: DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers 1.0 General Description The DS92UT16 is a flexible UTOPIA to LVDS Bridge device. The LVDS Bridge transparently transports the UTOPIA bus over a high speed LVDS serial link. The device includes


    Original     		PDF DS92UT16TUF DS92UT16 DS92UT16TUF NUJB0196 TC21

    Nokia 7110 lcd

    Abstract: lcd nokia 6300 nokia 7110 LM 7804 Marvell 8686 sti7000 quad isolated dc/dc converter 710 BURR BROWN hp laptop battery pack pinout nokia 6300 LCD DC-DC Converter Burr-Brown 710
    Text: specialsection Thousands of new electronic products come along every honor for a product to make the list. Our purpose, though, year. All, no doubt, are useful, and many are innovative, isn't to bestow honors but to report on the year's accom- yet only a relative few generate real excitement. At EDN,


    Original     		PDF 420-VA Nokia 7110 lcd lcd nokia 6300 nokia 7110 LM 7804 Marvell 8686 sti7000 quad isolated dc/dc converter 710 BURR BROWN hp laptop battery pack pinout nokia 6300 LCD DC-DC Converter Burr-Brown 710

    datasheet of BGA Staggered pins

    Abstract: NEC-V850 VHDL CODE FOR HDLC controller vhdl code for 4 channel dma controller clock tree balancing serdes transceiver 1999 verilog code for i2c vhdl code download for memory in cam vhdl code for watchdog timer of ATM vhdl coding for analog to digital converter
    Text: GS30 0.15-µm CMOS Standard Cell/Gate Array High-Value ASIC ❑ 0.15-µm Leff process 0.18-µm drawn with Shallow Trench Isolation (STI) Inline bond pads Minimum height I/Os Minimum width I/O ❑ 4 and 5 levels of metal ❑ 6 million random logic gates plus 6 million


    Original     		PDF

    ARM926EJ-S

    Abstract: ARM926EJ-S Implementation Guide 011U LogicVision Preliminary Gflx-r RapidChip Cell Technology Data LSI Rapidchip cpdin ARM926EJ-S errata
    Text: DATASHEET 0.11µ ARM926EJ-S Processor cw001124_1_0 October 2004 Preliminary DB08-000262-00 This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified either the functional descriptions, or the electrical and mechanical specifications using


    Original     		PDF ARM926EJ-STM cw001124 DB08-000262-00 DB08-000262-00, ARM926EJ-S ARM926EJ-S Implementation Guide 011U LogicVision Preliminary Gflx-r RapidChip Cell Technology Data LSI Rapidchip cpdin ARM926EJ-S errata

    JD 1803

    Abstract: jd 1803 IC jd 1803 data sheet SNV55LVDS31W SNV55LVDS32W jd 1803 data SMV320C6701GLPW14 54LS74A bistable multivibrator using ic 555 SNV54LVTH162245WD
    Text: Mil Sel Guide 04-home-new.qxd R 8/11/2004 2:21 PM E A L W Page 1 O R L D S I G N A L P TM R O C E S S I N G Military Semiconductors Selection Guide 2004-2005 Mil Sel Guide 04-home-new.qxd 8/11/2004 2:21 PM Page 2 Table of Contents and Introduction Enhanced Plastic


    Original     		PDF 04-home-new JD 1803 jd 1803 IC jd 1803 data sheet SNV55LVDS31W SNV55LVDS32W jd 1803 data SMV320C6701GLPW14 54LS74A bistable multivibrator using ic 555 SNV54LVTH162245WD

    DS92UT16

    Abstract: DS92UT16TUF NUJB0196 TC21 BGA196 TC55 Series
    Text: DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers 1.0 General Description The DS92UT16 is a flexible UTOPIA to LVDS Bridge device. The LVDS Bridge transparently transports the UTOPIA bus over a high speed LVDS serial link. The device includes


    Original     		PDF DS92UT16TUF DS92UT16 DS92UT16TUF NUJB0196 TC21 BGA196 TC55 Series

    SBC-34

    Abstract: fanuc intel motherboard core2duo CHIPSIP FM23MLD16 i.MX233 chevrolet NuPRO-E320 ADS1115 USB-7204
    Text: Ramtron FM23MLD16 8-Mbit Parallel Nonvolatile F-RAM Memory ~ Embedded Star Upgrade Your RAM Memory Digi-Key Using Our Ram Memory Card Instant Availability, Pricing Specs. Advisor Tool, Find The Exact RAM Quality Components & Service Memory You Need! www.digikey.com


    Original     		PDF FM23MLD16 CAT8900 g/2009/07/23/ramtron-fm23mld16-fram-fbga/ SBC-34 fanuc intel motherboard core2duo CHIPSIP i.MX233 chevrolet NuPRO-E320 ADS1115 USB-7204

    E1-PCM-30

    Abstract: TS21C LTX384 EN47 ADS TS20 en18 logos/INTEL DB2 29T1 LXT3104 LXT384
    Text: IXF3204 Quad T1/E1/J1 Framer with Intel On-Chip PRM Datasheet The Intel® IXF3204 with Intel® On-Chip Performance Report Messaging Intel® On-Chip PRM is a quad framer for T1/E1/J1 and ISDN primary rate interfaces operating at 1.544 Mbps or 2.048 Mbps. Each of the four framers operates independently, allowing each channel to be


    Original     		PDF IXF3204 IXF3204 LXT3104, LXT384 SLC-96 E1-PCM-30 TS21C LTX384 EN47 ADS TS20 en18 logos/INTEL DB2 29T1 LXT3104

    E1-PCM-30

    Abstract: ts21c ADS TS20 en18 IXF3208 LXT3108 LXT384 TR54016 TS16 HLR database
    Text: IXF3208 Octal T1/E1/J1 Framer with Intel On-Chip PRM Advance Datasheet The Intel® IXF3208 with Intel® On-Chip Performance Report Messaging Intel® On-Chip PRM is an octal framer for T1/E1/J1 and ISDN primary rate interfaces operating at 1.544 Mbps or 2.048 Mbps. Each of the eight framers operates independently, allowing each channel to be


    Original     		PDF IXF3208 IXF3208 LXT3108 LXT384 SLC-96 E1-PCM-30 ts21c ADS TS20 en18 TR54016 TS16 HLR database

    ARM dual port SRAM compiler

    Abstract: designware i2c verilog code voltage regulator NEC-V850 ARM10 ARM946 TMS320C54X fastscan TI ASIC gs40 LogicVision
    Text: GS40 0.11-µm CMOS Standard Cell/Gate Array Version 1.0 January 29, 2001 Copyright  Texas Instruments Incorporated, 2001 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF SRST143 ARM dual port SRAM compiler designware i2c verilog code voltage regulator NEC-V850 ARM10 ARM946 TMS320C54X fastscan TI ASIC gs40 LogicVision

    verilog code for 32 bit risc processor

    Abstract: vhdl code for usart 35x35 bga Sun Enterprise 250 Sun Ultra 30 DesignWare SPI 0.18 um CMOS free vhdl code download for usart NEC-V850 PZT driver design
    Text: GS30TR 0.15-µm CMOS Standard Cell/Gate Array Version 1.0 September 23, 1999 Copyright  Texas Instruments Incorporated, 1999 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF GS30TR verilog code for 32 bit risc processor vhdl code for usart 35x35 bga Sun Enterprise 250 Sun Ultra 30 DesignWare SPI 0.18 um CMOS free vhdl code download for usart NEC-V850 PZT driver design

    verilog code for UART with BIST capability

    Abstract: VHDL CODE FOR HDLC controller ARM dual port SRAM compiler DesignWare SPI vhdl code for watchdog timer of ATM vhdl coding for analog to digital converter Sun Enterprise 250 static SRAM single-port verilog code for 16 bit risc processor verilog code arm processor
    Text: GS30 0.15-µm CMOS Standard Cell/Gate Array Version 0.2 May 16, 2000 Copyright  Texas Instruments Incorporated, 2000 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF

    M-phy Differential peak-to-peak output voltage

    Abstract: A3838
    Text: January 2002 DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers 1.0 General Description The DS92UT16 is a flexible UTOPIA to LVDS Bridge device. The LVDS Bridge transparently transports the UTOPIA bus over a high speed LVDS serial link. The device includes


    Original     		PDF DS92UT16TUF DS92UT16 248English M-phy Differential peak-to-peak output voltage A3838

    synopsys Platform Architect

    Abstract: clock tree balancing DesignWare SPI vhdl code for watchdog timer of ATM 0.18-um CMOS technology characteristics vhdl coding for analog to digital converter CML Vterm 27x27
    Text: GS20 0.18-µm CMOS Standard Cell/Gate Array Version 1.1 May 19, 2000 Copyright  Texas Instruments Incorporated, 2000 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original     		PDF

    JTAG Technologies

    Abstract: No abstract text available
    Text: PRODUCT SURVEY: B OUND ARY SCAN Boundary-Scan SoftwaJ Aids PCB Evaluation • ast month, I described ’some design-for-test tools "that help you build testable ICs.' This month, I’ll look at com­ plem entary software tools th at in­ s e rt boundary-scan circuitry into


    OCR Scan     		PDF

    NM6403

    Abstract: LogicVision
    Text: N?ST* ASIC I FPGA First showing for Russian design house A new exhibitor at DATE 02 is Research C enter Embedded computers designed by RCM are used Actel shows latest VariCore At last year's DATE, A ctel C o rporatio n gave "M o d u le " RCM - a leading Moscow-based fabless


    OCR Scan     		PDF NM6403 32-bit 1-64-bit TfsTMS320C4x. LogicVision