Cyrix 486dx
Abstract: VL16C451
Text: SCAMP IILOW-POWER NOTEBOOK CHIP SET c in O v e r v ie w The VL82C315A SCAMP II System Controller and the VL82C322A SCAMP Power Management Unit PMU provide a high-performance, low-chip count, low-power 16-bit notebook solu tion. These devices support fullystatic AMD Am386™ and Cyrix
|
OCR Scan
|
PDF
|
VL82C315A
VL82C322A
16-bit
Am386â
Cx486SLCâ
386SX-based
387SXcompatible
Cyrix 486dx
VL16C451
|
laptop MOTHERBOARD Chip Level MANUAL
Abstract: VL82c311 topcat ibm schematics 80286 80286 microprocessor schematics VL82C106 computer schematics 80286 80286 memory management motherboard laptop schematics vlsi 386sx
Text: V L S I TEC HNOLOGY INC 47E D B =1300347 GODbflEfl ^ B V T I 'TOPCAT286/386SX" PC/AT-COMPATIBLE CHIP SET The TOPCAT 286/386SX chip set from VLSI Technology, Inc., is a very high-integration chip set for use in the design of PC/AT -compatible based systems. This chip
|
OCR Scan
|
PDF
|
OPCAT286/386SX"
286/386SX
80386SX
laptop MOTHERBOARD Chip Level MANUAL
VL82c311
topcat
ibm schematics 80286
80286 microprocessor schematics
VL82C106
computer schematics 80286
80286 memory management
motherboard laptop schematics
vlsi 386sx
|
traco tme
Abstract: VT7132A keyes
Text: V L S I Technology , in g PRELIMINARY FUNCTIONAL DESCRIPTION The V T 713 2A and V T 7142A are 16,384-bit d ual-po rt R A M s that feature tw o separate ports. Each allow s in dependent a ccess for reading or w riting to any location in the m em ory. PORT ENABLING
|
OCR Scan
|
PDF
|
VT7132A*
VT7142A
384-bit
traco tme
VT7132A
keyes
|
IESS-308 sCRAMBLER
Abstract: BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936
Text: VLSI Tech n o lo gy , in c . VP17018 RPFEC FORWARD ERROR CORRECTION CIRCUIT FEATURES • Optional selection of differential encoding/decoding insertion for operation at code rates up to 7/8 • Integrates a full-featured convo lutional encoder and a Viterbi
|
OCR Scan
|
PDF
|
VP17018
VP17018-256
VP17018-2500
IESS-308 sCRAMBLER
BIT 31936
scrambler satellite v.35
Viterbi Trellis Decoder texas
IESS309
IESS-309
33-/BIT 31936
|
TDA 9394
Abstract: CI TDA 1195 Burr Brown PWR 74 Burr Brown PWR 71 tda 7054 TDA 8375 pin voltage tda 8690 VM007 VLSI csc 2314 TDA 2970
Text: OCT 2 4 !99 VLSI T e c h n o lo g y , in c. VM007 DATA ENCRYPTION PROCESSOR FEATURES DESCRIPTION • Complete cryptographic processing system on a single chip Class 3 ESD protection above 4000V) • Supports clock frequencies to 30 MHz Pending validation by National
|
OCR Scan
|
PDF
|
VM007
64-bit
TDA 9394
CI TDA 1195
Burr Brown PWR 74
Burr Brown PWR 71
tda 7054
TDA 8375 pin voltage
tda 8690
VM007 VLSI
csc 2314
TDA 2970
|
VL82c311
Abstract: VL82C48 vl82c486
Text: VL82C425 CACHE MEMORY CONTROLLER O v e r v ie w VLSI Technology, Inc.'s VL82C425 is a high-performance, highintegration, single-chip secondlevel cache memory controller for use in the design of 486-based PC/AT-compatible systems. When used with the VLSI SC486
|
OCR Scan
|
PDF
|
VL82C425
VL82C425
486-based
SC486â
VL82C486,
VL82c311
VL82C48
vl82c486
|
Untitled
Abstract: No abstract text available
Text: VL82C322 POWER MANAGEMENT UNIT V / V E R V IE W The VL82C322 Power Managment Unit PMU from VLSI Technology, Inc., dramatically reduces overall system power consumption and provides special features for laptop/notebook PC/AT -compatible computers. The power
|
OCR Scan
|
PDF
|
VL82C322
|
vl16c552
Abstract: lpt port direction bit 5
Text: VLSI Tech n o lo gy , in c . VL16C552 DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO FEATURES • Three-state TTL drive for the data and control bus on each channel • IBM PC/AT -compatible • Two VL16C550 ACEs • Hardware and software compatible with VL16C452 and VL16C452B
|
OCR Scan
|
PDF
|
VL16C552
VL16C550
VL16C452
VL16C452B
VL16C552
lpt port direction bit 5
|
VL16C450
Abstract: VL16C451B Burr Brown PWR 74 91667 vlsi 486 Nippon capacitors traco power tme MARKING traco power txl VL16C451
Text: V L S I T ec h n o lo g y , in c . VL16C551 ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO FEATURES • PC/AT-compatible • Enhanced bidirectional line printer port • 16-byte FIFO reduces CPU interrupts • Independent control of transmit, receive, line status and data set
|
OCR Scan
|
PDF
|
VL16C551
16-byte
VL16C451
VL16C451B
VL16C450
Burr Brown PWR 74
91667
vlsi 486
Nippon capacitors
traco power tme MARKING
traco power txl
|
Multibus ii protocol
Abstract: solna d30 176526 multibus II architecture specification
Text: V L S I Tech n o lo gy , in c . _ VM82C389 MESSAGE-PASSING COPROCESSOR MULTIBUS II FEATURES DESCRIPTION • Full-function, single-chip interface to Parallel System Bus PSB The VM82C389 Message-Passing Coprocessor (MPC) provides a highintegration interface solution for the
|
OCR Scan
|
PDF
|
VM82C389
MIL-STD-883C
VM82C389
Multibus ii protocol
solna d30
176526
multibus II architecture specification
|
VL82C331-FC
Abstract: VL82c311 VL82C332-FC 386DX motherboard scamp VLB2C386-SET laptop MOTHERBOARD Chip Level MANUAL VL82C331FC topcat 386sX Single Board Computer
Text: O v e r v ie w The TOPCAT 386DX chip set from VLSI Technology, Inc., is a very high-integration chip set for use in the design of PC/AT -compatible based systems. This chip set is intended for use in 80386DX microprocessor-based systems with clock speeds from 16 to
|
OCR Scan
|
PDF
|
386DX
80386DX
PB-001B
VL82C331-FC
VL82c311
VL82C332-FC
386DX motherboard
scamp
VLB2C386-SET
laptop MOTHERBOARD Chip Level MANUAL
VL82C331FC
topcat
386sX Single Board Computer
|
VL82C315
Abstract: No abstract text available
Text: A D V A N C E INFORMATION VL82C322A VLSI Techno lo gy , in c . SCAMP POWER MANAGEMENT UNIT II FEA TU RES • Supports X86-based PC/AT-compatible systems • Two to four low battery warning monitors • Provides system activity monitoring, peripheral control, power supply
|
OCR Scan
|
PDF
|
VL82C322A
X86-based
VL82C315
|
TDA 8375 pin voltage
Abstract: No abstract text available
Text: VLSI T ec h n o lo g y , in c . VL85C30 ENHANCED SERIAL COMMUNICATIONS CONTROLLER ESCC FEATURES DESCRIPTION • Enhanced SCC functions support DMA - 14-bit byte counter - 19-bit wide FIFO • Low power consuming CMOS The VL85C30 CMOS Enhanced Serial Communications Controller (ESCC) is a
|
OCR Scan
|
PDF
|
VL85C30
14-bit
19-bit
VL85C30
TDA 8375 pin voltage
|
VL82C486
Abstract: vl82c486fc 62C54 I/Phoenix BIOS VL82C486 bios
Text: V L S I Te c h n o l o g y in c . ADVANCE INFORM ATION VL82C486 SINGLE-CHIP 486 SC486 CONTROLLER FEATURES • Fully compatible 486-based PC/AT systems • Up to 33 MHz CPU operation • Replaces the following peripheral logic on the motherboard: - Two 82C37A DMA controllers
|
OCR Scan
|
PDF
|
VL82C486
SC486â
486-based
82C37A
74LS612
82C59A
82C54
VL82C486
vl82c486fc
62C54
I/Phoenix BIOS VL82C486 bios
|
|
vl82c10
Abstract: No abstract text available
Text: VLSI T e ch n o lo g y, inc. ADVANCE INFORMATION VL82C315A SCAMP II SYSTEM CONTROLLER FEATURES • Compatible with 386SX-based PC/AT compatible systems. Also 386DX, 486SX, or 486DX via VL82C3216 Cache Controller and Interface Unit • Up to 33 MHz system clock in 5.0 V
|
OCR Scan
|
PDF
|
VL82C315A
386SX-based
386DX,
486SX,
486DX
VL82C3216
82C37A
74LS612
82C59A
82C54
vl82c10
|
VLSI Technology
Abstract: kt 714 schematic transistor modul trigger pt6005 vlsi design physical verification VGT300 "VLSI Technology Inc." PT6055 GAH 521 fabrimex
Text: V L S I T ec h n o lo g y , in c . VGT300 SERIES 1.0-MICRON GATE ARRAY SERIES FEATURES s • Advanced f.O microp/fdrawn silicon gate'techrrology • Seven array sizes from 30,300 to 246,500 available gates • Continuous Gate architecture for maximum layout efficiency
|
OCR Scan
|
PDF
|
VGT300
VLSI Technology
kt 714
schematic transistor modul trigger
pt6005
vlsi design physical verification
"VLSI Technology Inc."
PT6055
GAH 521
fabrimex
|
z351
Abstract: SOREP Datasheet of ic 7660 "VLSI Technology Inc." 7442 pin diagram fn521 NE 7555 vlsi technology VP14374QC ANSI T1.403 CISCO
Text: fee 2 VLSI T e c h n o lo g y , in c . VP14374 QFDL QUAD FACILITY DATA LINK TRANSCEIVER FEATURES DESCRIPTION • Integrates four full-duplex HDLC data link interfaces in a single device The VP14374 QFDL Quad Facility Data Link Transceiver provides termination of
|
OCR Scan
|
PDF
|
VP14374
68-pin
C1991
z351
SOREP
Datasheet of ic 7660
"VLSI Technology Inc."
7442 pin diagram
fn521
NE 7555
vlsi technology
VP14374QC
ANSI T1.403 CISCO
|
BIT 31936
Abstract: Luscombe Engineering
Text: VLSI T ec h n o lo g y , in c . VP14374 QFDL QUAD FACILITY DATA LINK TRANSCEIVER FEATURES DESCRIPTION • Integrates four full-duplex HDLC data link interfaces in a single device The VP14374 QFDL Quad Facility Data Link Transceiver provides termination of
|
OCR Scan
|
PDF
|
VP14374
68-pin
1S0125-001
BIT 31936
Luscombe Engineering
|
JXD4
Abstract: 386SX 386SX topcat VL82C320A HM62168 SCAMP 386SX CIRCUIT diagram SCAMP-LT Controller VLSI TECHNOLOGY vl82c31
Text: w V LSI Technology , inc . ADVANCE INFORMATION VL82C325 VL82C386SX SYSTEM CACHE CONTROLLER FEATURES • Optimized for TOPCAT 386SX and SCAMP™-LT chip sets Supports memory configurations to 16 MB • Programmable cache architecture - Block size: 8 or 16 bytes
|
OCR Scan
|
PDF
|
VL82C325
VL82C386SX
386SX
i386SXâ
AM386SXâ
JXD4
386SX topcat
VL82C320A
HM62168
SCAMP
386SX CIRCUIT diagram
SCAMP-LT Controller
VLSI TECHNOLOGY
vl82c31
|
82C389
Abstract: No abstract text available
Text: V LSI Technology, in c VM82C389 MESSAGE-PASSING COPROCESSOR MULTIBUS II FEATURES DESCRIPTION • Full-function, single-chip interface to Parallel System Bus PSB The VM82C389 Message-Passing Coprocessor (MPC) provides a highintegration interface solution for the
|
OCR Scan
|
PDF
|
VM82C389
VM82C389
82C389
|
arm2as
Abstract: No abstract text available
Text: V LSI Technology, inc . VY86C060 ARCHITECTURAL OVERVIEW 32-BIT SINGLE-CHIP MICROPROCESSOR FEATURES DESCRIPTION • Fully static operation The VY86C060 microprocessor is based on the ARM processor core from Advanced RISC Machines, Ltd. The VY86C060 is a general-purpose
|
OCR Scan
|
PDF
|
VY86C060
32-BIT
VY86C060
32-bit,
32-bi
arm2as
|
Untitled
Abstract: No abstract text available
Text: VLSI T ec h n o lo g y , in c . VP14322 DXPM DUAL DSX-1 PERFORMANCE MONITOR FEATURES • Integrates tw o full-featured T 1 performance monitors in a single device • Provides an HDLC interface for terminating the ESF or ZBTSI data link • Recovers clock and data and
|
OCR Scan
|
PDF
|
VP14322
|
Delco Electronics cross reference
Abstract: No abstract text available
Text: VLSI T ech n o lo g y, in c . AOVAN' VM007 DATA ENCRYPTION PROCESSOR FEATURES DESCRIPTION • Complete cryptographic processing system on a single chip Class 3 ESD protection above 4000V • Supports clock frequencies to 30 MHz Pending validation by National
|
OCR Scan
|
PDF
|
VM007
VM007
Delco Electronics cross reference
|
Untitled
Abstract: No abstract text available
Text: m VLSI T ec h n o lo g y in c . ADVANCE INFORMATION VP14335/14574 T1/E1 Line Interface Unit FEATURES APPLICATIONS DESCRIPTION • Analog PCM line interface for T 1 and E1 PCM-30 applications • Clock recovery functions using a 6.176 MHz Crystal Oscillator
|
OCR Scan
|
PDF
|
VP14335/14574
PCM-30)
VP14335
VP14574
TR62411)
|