6 input or gate
Abstract: t177 SLA847 986 t04 B8237 B8250 Series A138G2 19275 resistor ssc300 S-MOS asic
Text: S-H 0 S SYSTEMS INC SbE » • 7ei3StiOti ÜDDlM'ia 076 «SIIO SLA8000 HIGH SPEED CMOS GATE ARRAY ■ DESCRIPTION The SLA8000 Series consists of a group of 13 high speed, sea-of-gates CMOS gate arrays. The series is fabricated utilizing our state-of-the-art 1.2 micron silicon gate technology. Gate counts range from 5K to 80K
|
OCR Scan
|
SLA8000
SLA8000
SLA827S
SLA837S
SLA847S
SLA860S
SLA872S
SLA890S
SLA86ES
6 input or gate
t177
SLA847
986 t04
B8237
B8250 Series
A138G2
19275 resistor
ssc300
S-MOS asic
|
PDF
|
B8228
Abstract: No abstract text available
Text: kfoEC S 6 Í?9C S-MOS S Y T E M ASIC S Preliminary A Seiko Epson Affiliate SLA10000 AUGUST 1990 HIGH SPEED CMOS GATE ARRAYS DESCRIPTION FEATURES The S-MOS SLA10000 series is a channeMess gate • .76 micron drawn channel length N-Channel array manufactured on S-MOS’ state-of-the-art 0.8
|
OCR Scan
|
SLA10000
SLA10000
B8228
|
PDF
|
S-MOS navnet
Abstract: S-MOS asic B16c F1841
Text: DEC 2 3 i32S _ S-MOS S Y S T E M S • ■ ASIC _ A Seiko Epson Affiliate SLA9000 OCTOBER 1990 HIGH SPEED CMOS GATE ARRAYS DESCRIPTION The S-MOS SLA9000 series is a family of sea-of-gates • 1.0 micron drawn channel length N-Channel
|
OCR Scan
|
SLA9000
SLA9000
S-MOS navnet
S-MOS asic
B16c
F1841
|
PDF
|
T157WG
Abstract: S-MOS navnet A138G2 t177 4-bit full adder using nand gates and 3*8 decoder 6 input or gate SLA1024 T161RE
Text: S-M 0 S S Y S T E M S INC 5bE J> m 7 ci3 Z eÏQ'l GG01522 fc.35 H S I 1 0 SLA1 OOOO Series HIGH SPEED CMOS GATE ARRAYS • DESCRIPTION The S-MOS SLA10000 series is a channel-less gate array manufactured on S-MOS’ state-of-the-art 0.8 micron double-metal SiCMOS process. The series consists of 11 arrays ranging from 9,000 to 101,800 usable gates and
|
OCR Scan
|
GG01522
SLA10000
SSC5000
B8259
B8237
B82284
B8255
T157WG
S-MOS navnet
A138G2
t177
4-bit full adder using nand gates and 3*8 decoder
6 input or gate
SLA1024
T161RE
|
PDF
|
A138G2
Abstract: t166h TTL catalog binary counters with D-flip flop 2-bit adder layout ON48 nand gate layout Q6600C T175 AN14
Text: } /i i s 000966 PRELIMINAR rfm c . DEVICE SPECIFICATION A P P L IE D M IC R O C IR C U IT S C O R P O R A T IO N Q6000 SERIES CMOS GATE ARRAYS FEATURES^ TECHNOLOGY _ Q6000 series arrays feature 2 ^ i l i c o n gate CMOS w ith 4wo^ level" metalizatiop? offering h ig n p e rfo rm a n c e and up to 85%
|
OCR Scan
|
Q6000
Q1400C
Q6600C.
A138G2
t166h
TTL catalog
binary counters with D-flip flop
2-bit adder layout
ON48
nand gate layout
Q6600C
T175
AN14
|
PDF
|