vhdl code for stm-1 sequence
Abstract: TN1176 CDRPLL HB100 hd-SDI driver 424M encoder 74175 HD-SDI deserializer 16 bit parallel serdes Buffer QD004
Text: LatticeECP3 SERDES/PCS Usage Guide June 2010 Technical Note TN1176 Introduction The LatticeECP3 FPGA family combines a high-performance FPGA fabric, high-performance I/Os and up to 16 channels of embedded SERDES with associated Physical Coding Sublayer PCS logic. The PCS logic can be
|
Original
|
TN1176
vhdl code for stm-1 sequence
TN1176
CDRPLL
HB100
hd-SDI driver
424M
encoder 74175
HD-SDI deserializer 16 bit parallel
serdes Buffer
QD004
|
PDF
|
ECP3-17
Abstract: CTC 880 HD-SDI deserializer 16 bit parallel HD-SDI over sdh ECP3-35 SMPTE259M 424M TN1176 QD00 verilog code for decimation filter
Text: LatticeECP3 SERDES/PCS Usage Guide February 2010 Technical Note TN1176 Introduction The LatticeECP3 FPGA family combines a high-performance FPGA fabric, high-performance I/Os and up to 16 channels of embedded SERDES with associated Physical Coding Sublayer PCS logic. The PCS logic can be
|
Original
|
TN1176
10-Bit
ECP3-17
CTC 880
HD-SDI deserializer 16 bit parallel
HD-SDI over sdh
ECP3-35
SMPTE259M
424M
TN1176
QD00
verilog code for decimation filter
|
PDF
|
TN1176
Abstract: LFE395 alarm clock design of digital verilog IPUG68 CRPAT
Text: LatticeECP3 XAUI Demo Design User’s Guide July 2010 UG23_01.2 LatticeECP3 XAUI Demo Design User’s Guide Lattice Semiconductor Introduction This document provides technical information and instructions on using the LatticeECP3 XAUI Demo Design.
|
Original
|
TN1176.
TN1176
LFE395
alarm clock design of digital verilog
IPUG68
CRPAT
|
PDF
|
prbs generator
Abstract: verilog prbs generator verilog code of prbs pattern generator 86112A verilog code of parallel prbs pattern generator DESIGN AND IMPLEMENTATION OF PRBS GENERATOR lfe3-95e alarm clock verilog code DSO81304B DSO81394B
Text: LatticeECP3 SERDES Eye/Backplane Demo Design User’s Guide August 2010 UG24_01.2 LatticeECP3 SERDES Eye/Backplane Demo Design User’s Guide Lattice Semiconductor Introduction This document provides technical information and instructions on using the LatticeECP3 SERDES Eye/Backplane Demo Design. The demo has been designed to demonstrate the performance of the LatticeECP3 SERDES
|
Original
|
TN1176.
prbs generator
verilog prbs generator
verilog code of prbs pattern generator
86112A
verilog code of parallel prbs pattern generator
DESIGN AND IMPLEMENTATION OF PRBS GENERATOR
lfe3-95e
alarm clock verilog code
DSO81304B
DSO81394B
|
PDF
|
E3610A
Abstract: nalco TN1149 DSO81304B TN1114 TN1176 Signal Path Designer
Text: LatticeECP3 and LatticeECP2M High-Speed Backplane Measurements May 2010 Technical Note TN1149 Introduction The LatticeECP3 and LatticeECP2M™ families are low-cost FPGA product lines offering high-end features such as high-speed, embedded SERDES SERializer/DESerializer interfaces. These devices feature up to 16 SERDES
|
Original
|
TN1149
TN1118,
TN1176,
TN1124,
TN1033,
TN1114,
1-800-LATTICE
E3610A
nalco
TN1149
DSO81304B
TN1114
TN1176
Signal Path Designer
|
PDF
|
TN1176
Abstract: TN1195 TN1084 DS1021 TN1114 TN1169 TN1189 LatticeECP3-95 AH-28 AK29
Text: LatticeECP3 Hardware Checklist September 2010 Technical Note TN1189 Introduction When designing complex hardware using the LatticeECP3 FPGA, designers must pay special attention to critical hardware configuration requirements. This technical note steps through these critical hardware implementation
|
Original
|
TN1189
to150K.
TN1176
TN1195
TN1084
DS1021
TN1114
TN1169
TN1189
LatticeECP3-95
AH-28
AK29
|
PDF
|
LFE3-17EA-6FN484C
Abstract: LFE3-17EA-6FTN256C LFE3-17EA-7FTN256C LFE3-17EA-7FTN256I ECP3-150 ECP3-150EA LFE3-35EA-7FTN256C ECP3-35 LFE3-17EA-8FN484C LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.5, November 2009 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LFE3-17EA-6FN484C
LFE3-17EA-6FTN256C
LFE3-17EA-7FTN256C
LFE3-17EA-7FTN256I
ECP3-150
ECP3-150EA
LFE3-35EA-7FTN256C
ECP3-35
LFE3-17EA-8FN484C
LFE3-17EA6FN484C
|
PDF
|
ECP3EA
Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
ECP3EA
LFE3-95EA-6FN484C
Socket 1156 VID pinout
DDR3 timing
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
other3-17EA,
328-ball
LatticeECP3-17EA,
|
PDF
|
LFE3-17EA
Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA
256-ball
LatticeECP-35EA
256ball
LFE3-17EA
LFE3-35EA-6FN484C
ECP3-35
ECP3-95
16x4-Bit
convolution encoders
LFE335EA6FN484C
LFE3-35EA-8FN484C
LFE3-95EA-6FN484C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.7EA, April 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
|
PDF
|
LFE3-150EA-8FN1156C
Abstract: LFE3-70EA-6FN672C lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C LFE3-17EA
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.0EA, November 2011 LatticeECP3 Family Data Sheet Introduction November 2011 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
LFE3-150EA-8FN1156C
LFE3-70EA-6FN672C
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
LFE3-17EA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.4EA, September 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
|
PDF
|
|
|
ECP3EA
Abstract: LFE3-70EA-6FN672C LFE3-70EA-6FN672I lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C LFE3-17EA
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.8EA, April 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
ECP3EA
LFE3-70EA-6FN672C
LFE3-70EA-6FN672I
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
LFE3-17EA
|
PDF
|
LFE3-17EA
Abstract: DS1021 ECP3-35 ECP3-95 LFE3-17EA-7FN484C lfe370e6fn672i LFE3-70EA8FN672 lfe3-70e 4420 ba LFE3-70EA-7FN484C
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
LFE3-17EA
ECP3-35
ECP3-95
LFE3-17EA-7FN484C
lfe370e6fn672i
LFE3-70EA8FN672
lfe3-70e
4420 ba
LFE3-70EA-7FN484C
|
PDF
|
ECP395
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.2, July 2013 LatticeECP3 Family Handbook Table of Contents May 2013 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1180
TN1149
TN1169
TN1176
TN1177
TN1178
TN1179
TN1181
ECP395
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.2, May 2013 LatticeECP3 Family Handbook Table of Contents May 2013 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1178
TN1177
TN1180
TN1169
TN1176
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.0, September 2012 LatticeECP3 Family Handbook Table of Contents September 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1176
TN1178
TN1177
TN1180
TN1169
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
DS1021
DS1021
8b10b,
10-bit
|
PDF
|
h945
Abstract: H944 transistor h945 h965 h946 H948 IR1518 BCM56800 h945 transistor H808
Text: LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability July 2010 Technical Note TN1218 Introduction This technical note describes a Physical/MAC layer 10-Gigabit Ethernet interoperability test between a LatticeECP3 device and the Broadcom BCM56800 network switch. The test exercises the Physical/MAC layer
|
Original
|
TN1218
10-Gigabit
BCM56800
h945
H944
transistor h945
h965
h946
H948
IR1518
h945 transistor
H808
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 05.0, November 2012 LatticeECP3 Family Handbook Table of Contents November 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1176
TN1178
TN1177
TN1180
TN1169
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Handbook HB1009 Version 04.9, August 2012 LatticeECP3 Family Handbook Table of Contents August 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1009
TN1177
TN1176
TN1178
TN1180
TN1169
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SE C E U DA L R a T R A tt EN S ic e T HE EC IN E P FO T 3 F R O EA M R A TI O N LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality
|
Original
|
DS1021
DS1021
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
|
PDF
|
