cl-001
Abstract: MB81C1001 MB81C1001A-60 mb8l mb81c1001a
Text: FUJITSU November 1990 Edition 3.0 M B81C1001A-60/-70/-80/-10 CMOS 1,048,576 BIT NIBBLE MODE DYNAMIC RAM CMOS 1M x 1 Bit Nibble Mode DRAM T h e Fujitsu M B 8 1 C 1 0 0 1 A is a C M O S , fully decoded dynam ic R A M organized as 1 0 4 8 ,5 7 6 words x 1 bit. T h e M B 8 1 C 1 0 0 1 A has been d e s i g n e d for m ainfram e
|
OCR Scan
|
MB81C10Ã
A-60/-70/-80/-10
MB81C1001A
MBS1C1001A
UB81C1001A
MB81C1001A
B81C1001A-60
cl-001
MB81C1001
MB81C1001A-60
mb8l
|
PDF
|
Untitled
Abstract: No abstract text available
Text: November 1990 Edition 3.0 FUJITSU DATA SHEET : MB81C1001A-60/-70/-80/-10 CMOS 1,048,576 BIT NIBBLE MODE DYNAMIC RAM CMOS 1M x 1 Bit Nibble Mode DRAM The Fujitsu M B81C 1001A is a CM OS, fully decoded dynam ic RAM organized as 1,048,576 w ords x 1 bit. The M B81C 1001A has been designed fo r mainfram e
|
OCR Scan
|
MB81C1001A-60/-70/-80/-10
MB81C1001A
DIP-18P-M04
MB81C1A-80
MB81C1001A-10
24-LEAD
FPT-24P-M04)
F24020S-2C
MB81C1001A-60
|
PDF
|