sn76131
Abstract: tlo72cp TOSHIBA 2N3055 M53207P 2N3055 TOSHIBA KIA7313AP kia7640ap LA5530 M5L8155P TBB1458B
Text: ACTIVE ELECTRONICS COMPONENTS CROSS REFERENCE GUIDE 2SC429GTM 2SC458 2SC458LG 2SC503 2SC504 2SC510 2SC512 2SC519 2SC520A 2SC594 2SC699A 2SC780 2SC809-1 2SC945 2SC3012 2SC3074 2SC3114 2SC3115 2SC3116 2SC3117 2SC3134 2SC3135 2SC3138 2SC3143 2SC3144 2SC3145 2SC3157
|
Original
|
2SC429GTM
2SC458
2SC458LG
2SC503
2SC504
2SC510
2SC512
2SC519
2SC520A
2SC594
sn76131
tlo72cp
TOSHIBA 2N3055
M53207P
2N3055 TOSHIBA
KIA7313AP
kia7640ap
LA5530
M5L8155P
TBB1458B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Zilog P r o d u c t S p e c i f ic a t io n Z8016 Z8000 Z-DTC Dived Mem ory Access Transfer Controller October 1988 FEATURES • Memory-to-peripheral transfers up to 2.66M bytes per second at 4 MHz. ■ Memory-to-memory transfers up to 1.33M bytes per second at 4 MHz.
|
OCR Scan
|
Z8016
Z8000Â
|
PDF
|
z8015
Abstract: Z8016-DMA Z8000 marking aeti
Text: P ro d u c t Specificatio n 1 Z8016 Z8000 Z-DTC Direct Memory Access Transfer Controller October 1988 FEATURES • Memory-to-peripheral transfers up lo second at 4 MHz. . 2 6 6 M bytes per ■ Memory-to-memory transfers up to 1.33M bytes per second at 4 MHz.
|
OCR Scan
|
Z8016
Z8000
z8015
Z8016-DMA
marking aeti
|
PDF
|
Untitled
Abstract: No abstract text available
Text: < ÿ > 2 jL Œ P ro d u c t S p e c ific a tio n Z8016 Z8000 Z-DTC Direct Memory Access Transfer Controller O c to b e r 1988 FEATURES • M em ory-to-peripheral tra n s fe rs up to 2 .6 6 M bytes per second at 4 MHz. ■ M em ory-to-m em ory tra nsfers up to 1.33M bytes per
|
OCR Scan
|
Z8016
Z8000
|
PDF
|
the pin function of ic 7405
Abstract: AMZ8016-DMA
Text: 9 L 0 8 Z U IV Z8016 DM A T ransfe r C o ntroller DISTINCTIVE CHARACTERISTICS • • • Two independent multi-function channels Automatic loading/reloading of control parameters by each channel Optional automatic chaining of operations Channel interleave operations
|
OCR Scan
|
AmZ8016
Z8000
the pin function of ic 7405
AMZ8016-DMA
|
PDF
|
25LS2521
Abstract: 25LS244 8051 interface 8155 8251 with 8086 9511A 6259A 8155 programmable peripheral interface 9517A AMZ8536 8253 interface with 8086 Peripheral
Text: MOS Microprocessor MOS Microprocessor Family Selector Guide 8086/88 8085A 8085A-2 8080A Z8001/2t Z8001/2-A Clock Parted 200ns 320ns 200ns Clock Generator 8284A On-Chip On-Chip 8224 8127 8127 Arithmetic Processing Unit 8087 9511A-1 9512-1 9 5Í1A -4 9512-1
|
OCR Scan
|
200ns
320ns
511A-1
517A-4
085A-2
519A-4
259A-5
517A-5
480ns
25LS2521
25LS244
8051 interface 8155
8251 with 8086
9511A
6259A
8155 programmable peripheral interface
9517A
AMZ8536
8253 interface with 8086 Peripheral
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DMA Transfer Controller DISTINCTIVE CHARACTERISTICS • • Channel interleave operations Masked data pattern matching for search operations V ectored interrupts on selected transfer conditions Base registers for repetitive operations Tw o independent m ulti-function channels
|
OCR Scan
|
Z8016*
10/iS
|
PDF
|
zct02
Abstract: SZ1 AMI
Text: P r e l im in a r y P r o d u c t S p e c if ic a t io n V % Z80185/Z80195 S m a r t P e r ip h e r a l C o n t r o l l e r s FEATURES • 0°C to +70°C Temperature Range ■ Enhanced Z8S180 MPU ■ Four Z80 CTC Channels 100-Pin QFP Package ■ One Channel ESCC” Controller
|
OCR Scan
|
Z80185/Z80195
Z80185
Z80195
512KB
Z8S180
100-Pin
Z80195
parall5/Z80195
zct02
SZ1 AMI
|
PDF
|
Z8001-CPU
Abstract: Z8001 Z8010 Z8016 T-52-33-25 LH8010 Z6010 Z8000 Z8001CPU
Text: SHARP ELEK/ NELEC DIV h? D m&l&Qllò GD002D0 1 • D T -52 -3 3 -2 5 Z 8010 MMU LH 8010 M emory M anagem ent Unit Features ■ D ynam ic segm ent relocation makes software ad d resses in d ep en d en t of physical memory addresses. ■ S ophisticated access validation protects
|
OCR Scan
|
D002D0
T-52-33-25
Z8010
LH8010
Z8001
Z8001-CPU
Z8016
T-52-33-25
LH8010
Z6010
Z8000
Z8001CPU
|
PDF
|
Z8002 AB1V
Abstract: Z8001 Z8001 package size Z8000 Z8002 Z8001AB1V Z8001 AB1V heart rate monitor using ldr tda 2070 rh ix 0689
Text: 2 I I»»» r z 7 S G S -T H O M S O N Ä 7 # [ » [ R K s m i O T ® « ! Z 8001 S E G C P U Z8002 CPU CENTRAL PROCESSING UNIT • Regular, easy-to-use architecture. ■ Instruction set more powerful than many m ini computers. ■ Directly addresses 8 M bytes.
|
OCR Scan
|
Z8001
Z8002
32-bit
Z8010
10MHz
PDIP40
Z8002 AB1V
Z8001 package size
Z8000
Z8001AB1V
Z8001 AB1V
heart rate monitor using ldr
tda 2070
rh ix 0689
|
PDF
|
Z8010
Abstract: GE rcrt Z8000 Z8010-MMU 1s463 zilog z8001
Text: ZILOG INC 17E D • 1^04043 G G i n i 4 T ii L i« « P ! R i P ;.^ rn.v^v^fiv'yfc n ii v in i"; P ro d u c tS p e c ific a tio n Z8010 Z8000 MMU Memory Management Unit October 1988 Features ■ Dynamic segment relocation makes software addresses independent of physical memory
|
OCR Scan
|
Z8010
Z8000®
Z8001
Z8003
68-Pin
84-Pin
GE rcrt
Z8000
Z8010-MMU
1s463
zilog z8001
|
PDF
|
Z8016
Abstract: z8000 microprocessor zilog Z8000
Text: ZILOG 17E I NC D • TTÖ40M3 ~ ' Ÿ ¿ ¿ Ä lS ii 6 a t iä 6 i i i i i i S i i S 8 fe M 00in 30 6 ■ I- S Z - ^ - l ^ Z 8016 Z8000 Z-DTC Direct Memory Access Transfer Controller O ctober 1988 FEATURES ■ M em ory-to-peripheral transfers up to 2.66M bytes per
|
OCR Scan
|
Z8000®
68-Pin
84-Pin
Z8016
z8000 microprocessor zilog
Z8000
|
PDF
|
Z8010
Abstract: z8001 Z8010BB1 Z8010B1 Z8010AB1
Text: Memory Management Unit Features • Dynamic segment relocation makes software addresses independent of physical memory addresses. ■ Sophisticated memory-management features include access validation that protects memory areas from unauthorized or unintentional access, and a write-warning
|
OCR Scan
|
Z8001
Z8010
Z8010A
Z8010B
Z8010BB1
Z8010B1
Z8010AB1
|
PDF
|
Z8015
Abstract: Z8016 AD0-AD15 AD10 AD11 Z8000 Z8010 Z8016A Z8010-MMU Z8016APS
Text: Z8000 Z 8016 Z-DTC Direct Memory Access Transfer Controller 7:1 « IW Product Specification ÿ A pril 1985 • M e m o ry -to -p e rip h e ra l tra n s fe rs u p to 2.6 6M b y te s pe r seco nd at 4 M Hz. ■ M e m o ry -to -m e m o ry tra n s fe rs up to 1.33M b y te s per
|
OCR Scan
|
Z8000Â
Z8016
Z8016A
48-pin
Z8016PS
Z8016CS
Z8016PE
Z8016CE
Z8015
AD0-AD15
AD10
AD11
Z8000
Z8010
Z8010-MMU
Z8016APS
|
PDF
|
|
LH8010
Abstract: z8001 Z8000 ad1037
Text: SH A R P EL EK / ME L E C DIV h? D •f.-'fllflOTìfl D D 0 0 2 D 0 1 ■ D / T-52-33-25 Z8010 MMU LH8010 Memory M anagement Unit F eatures ■ D ynam ic segm ent relocation m akes software ad d resses in d ep en d en t of physical memory addresses. ■ S ophisticated access validation protects
|
OCR Scan
|
T-52-33-25
Z8010
LH8010
Z8001
th000
Z8000
ad1037
|
PDF
|
sn04
Abstract: TTL IC 7405 z8001 AD0-AD15 Z8000 Z8002 Z8016
Text: D M A T ra n s fe r C o n tro lle r Z8016 Z8016 DISTINCTIVE CHARACTERISTICS • • Channel interleave operations Masked data pattern matching for search operations V ectored interrupts on selected transfer conditions Base registers fo r repetitive operations
|
OCR Scan
|
AmZ8016
Z8000
10/iS
sn04
TTL IC 7405
z8001
AD0-AD15
Z8002
Z8016
|
PDF
|
z8010
Abstract: No abstract text available
Text: AmZ8010 ADVANCED MICRO DEVICES a Memory M anagem ent Unit Product Specification October 1980 DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION • Complete Memory Management Function T he A m Z 8010 M em o ry M a n a g e m e n t U nit M M U is a highpe rfo rm an ce LSI pro du ct th a t adds sop histicated address tra n s
|
OCR Scan
|
Z8001
AmZ8010
AmZ8001
AmZ8010-3
Z8010-2
Z8001/Am
Z8002
100ns
100pF
z8010
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary Product Specification Z80189/Z8L189 G eneral-P urpose Embedded Controllers FEATURES Part Z80189 Z8L189 • CPU UART VO S180* S180* 16550 16550 24 33 24_ 20 Speed MHz Fully Static Z180 MPU Core* - On-Chip 1 MByte MMU - Two Enhanced UART Channels (up to 512 Kbps)f
|
OCR Scan
|
Z80189/Z8L189
Z80189
Z8L189
16-Bit
100-VQFP
DS971890301
Z8018933FSC
|
PDF
|
pia24
Abstract: No abstract text available
Text: P r e lim in a r y P r o d u c t S pe c ific a tio n Z80181 Z181 SAC™ S m art Acc e s s Co ntro ller FEATURES • Z80180 Compatible MPU Core with 1 Channel of Z85C30 SCC, Z80 CTC, Two 8-Bit General-Purpose Parallel Ports, and Two Chip Select Signals.
|
OCR Scan
|
Z80181
Z181TM
Z80180
Z85C30
16-Bit
100-Pin
DS971810500
Z80181
pia24
|
PDF
|
Z8010
Abstract: Z8002 Z8003 Z8090 86dec z8000 microprocessor zilog Z8000 Z8001 Z8000A z8000cpu
Text: Oi Z8000 Z8000 CPU User's Reference M anual Z8000 CPU User's Reference M anual •t : i T i l ■7-nA / t Zilog Prentice-Hall, Inc., Englewood Cliffs, New Jersey 07632 L ib r a r y o f C o n g ress C a ta lo g in g in P ublication Data M ain entry u nder title:
|
OCR Scan
|
Z8000
Z8000
Z55Z15
16-bit
Z8010
Z8002
Z8003
Z8090
86dec
z8000 microprocessor zilog
Z8001
Z8000A
z8000cpu
|
PDF
|
Z8010
Abstract: z8010cs Z8000 Z8001 Z8003 Z8010B Z8010-MMU Z8010APS AD10 zilog z8001
Text: Z 8010 Z8000 MMU Memory Management Unit 17 "I Ä „ “ « O y Product Specification A pril 1985 • Dynamic segm ent relocation m akes software addresses independent of physical memory addresses. ■ Sophisticated m em ory-m anagem ent features include access validation that protects
|
OCR Scan
|
Z8010
Z8000Â
Z8001
Z8003
Z8001/3
implemZ8010PS
Z8010CS
Z8010A
Z8000
Z8010B
Z8010-MMU
Z8010APS
AD10
zilog z8001
|
PDF
|
74LS189 equivalent
Abstract: 74LS200 AmZ8036 Z8104 74LS300 AM9511 Am2505 27s13 54S244 27LS00
Text: Advanced Micro Devices Condensed Catalog 1981 Advanced Micro Devices, Inc. Advanced Micro Devices reserves the right to make changes in its products without notice in order to improve design or performance characteristics. The company assumes no responsibility for the use of any circuits described herein.
|
OCR Scan
|
AMD-599
LM101
SN54LS01
132nd
74LS189 equivalent
74LS200
AmZ8036
Z8104
74LS300
AM9511
Am2505
27s13
54S244
27LS00
|
PDF
|
JZU MARKING
Abstract: AD0-AD15 Z8000 Z8016 TC001770
Text: D M A T ra n s fe r C o n tro lle r Z8016 Z8016 DISTINCTIVE CHARACTERISTICS • • Channel interleave operations Masked data pattern matching for search operations V ectored interrupts on selected transfer conditions Base registers fo r repetitive operations
|
OCR Scan
|
AmZ8016
Z8000
JZU MARKING
AD0-AD15
Z8016
TC001770
|
PDF
|
Untitled
Abstract: No abstract text available
Text: P r e l im in a r y P r o d u c t S pec ific a t io n Z 8 0 1 8 2 /Z8 L 1 8 2 ZILOG INTELLIGENT PERIPHERAL C o n t r o l l e r ZIP FEATURES • Z8S180MPU - Code Compatible with Zilog Z80 /Z180~ CPU - Extended Instructions - Operating Frequency: 33 MHz/5V or 20 MHz/3.3V
|
OCR Scan
|
Z8S180MPU
/Z180~
16-Bit
32-Bit
100-Pin
Z80182/Z8L182
Z8L182
Z80182
Z8L18220ASC
Z8L18220FSC
|
PDF
|