Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    0138A Search Results

    SF Impression Pixel

    0138A Price and Stock

    ABLIC Inc. S-80138ALMC-JAXT2U

    IC SUPERVISOR 1 CHANNEL SOT23-5
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey S-80138ALMC-JAXT2U Digi-Reel 8,913 1
    • 1 $0.9
    • 10 $0.801
    • 100 $0.6249
    • 1000 $0.40754
    • 10000 $0.40754
    Buy Now
    S-80138ALMC-JAXT2U Cut Tape 8,913 1
    • 1 $0.9
    • 10 $0.801
    • 100 $0.6249
    • 1000 $0.40754
    • 10000 $0.40754
    Buy Now
    S-80138ALMC-JAXT2U Reel 6,000 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.255
    Buy Now
    Avnet Americas S-80138ALMC-JAXT2U Reel 16 Weeks 3,000
    • 1 $0.37
    • 10 $0.37
    • 100 $0.37
    • 1000 $0.37
    • 10000 $0.37
    Buy Now
    Mouser Electronics S-80138ALMC-JAXT2U
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.323
    Get Quote
    Chip1Stop S-80138ALMC-JAXT2U Cut Tape 50
    • 1 $0.495
    • 10 $0.471
    • 100 $0.47
    • 1000 $0.47
    • 10000 $0.47
    Buy Now

    Tai-Saw Technology Co Ltd TQ0138AA0000

    RF ANT 1592MHZ CERAMIC PATCH PIN
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey TQ0138AA0000 Box 72 1
    • 1 $10.84
    • 10 $7.383
    • 100 $5.4562
    • 1000 $5
    • 10000 $5
    Buy Now

    TDK-Lambda Corporation CN300B110-13.8-AUX

    DC-DC, PCB MOUNT, HALF BRICK, IN
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CN300B110-13.8-AUX Bulk 1
    • 1 $186.05
    • 10 $186.05
    • 100 $186.05
    • 1000 $186.05
    • 10000 $186.05
    Buy Now

    Vishay Beyschlag BS020016VZ40138AT1

    CAP CER 400PF 7.5KV AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey BS020016VZ40138AT1 Bulk 2
    • 1 -
    • 10 $324.785
    • 100 $324.785
    • 1000 $324.785
    • 10000 $324.785
    Buy Now

    Vishay Beyschlag BS020016VZ50138AT1

    CAP CER 500PF 7.5KV AXIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey BS020016VZ50138AT1 Bulk 2
    • 1 -
    • 10 $324.785
    • 100 $324.785
    • 1000 $324.785
    • 10000 $324.785
    Buy Now

    0138A Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    AN7585

    Abstract: IC AN7585
    Text: DATA SHEET Part No. AN7585 Package Code No. HZIP023-P-0138A SEMICONDUCTOR COMPANY MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. Publication date: November 2006 SDB00142AEB 1 AN7585 Contents „ Applications „ Package ………………………………………………………………………………………………………. 3


    Original
    AN7585 HZIP023-P-0138A SDB00142AEB AN7585 IC AN7585 PDF

    AN7585

    Abstract: No abstract text available
    Text: DATA SHEET Part No. AN7585 Package Code No. HZIP023-P-0138A Publication date: November 2006 SDB00142AEB 1 AN7585 Contents „ Applications „ Package ………………………………………………………………………………………………………. 3


    Original
    AN7585 HZIP023-P-0138A SDB00142AEB AN7585 PDF

    AN7585

    Abstract: HZIP023-P-0138A audio amplifier IC 810 SDB00142AEB
    Text: Part No. AN7585 Package Code No. HZIP023-P-0138A Publication date: November 2006 nt in ue Pl pl d in ea an c se ed lud pl vi an m m es si tf ed ain ai fo ol t n l ht low disc dis ena ten low tp in o co n an in :// g nt n ce c g pa U in tin t e fo na RL ue ue ype typ ur


    Original
    AN7585 HZIP023-P-0138A SDB00142AEB AN7585 HZIP023-P-0138A audio amplifier IC 810 SDB00142AEB PDF

    2032LV

    Abstract: PT12 0138a 0031e 0034B ispLSI1000 isplsi architecture
    Text: 2000, 2000E and 2000V Family Architectural Description global GLB clock input signals CLK0, CLK1, and CLK2. These three clocks are used for clocking all the GLBs configured as registers in the device. They feed directly to the GLB clock input via a clock multiplexer. CLK0 is


    Original
    2000E t20ptxor) 2-0042-16/2K 2032-135L. 2032LV PT12 0138a 0031e 0034B ispLSI1000 isplsi architecture PDF

    7486 XOR GATE

    Abstract: circuit diagram of half adder using IC 7486 7486 2-input xor gate ic 7486 XOR GATE pin configuration IC 7486 pin configuration of 7486 IC vhdl code for vending machine pin DIAGRAM OF IC 7486 data sheet IC 7408 laf 0001
    Text: Lattice Semiconductor Handbook 1994 Click on one of the following choices: • Table of Contents • How to Use This Handbook • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. Lattice Semiconductor Handbook 1994 i Copyright © 1994 Lattice Semiconductor Corporation.


    Original
    PDF

    PLSI 1016-60LJ

    Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
    Text: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density


    Original
    1016E 1032E 20ters 48-Pin 304-Pin PLSI 1016-60LJ PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT PDF

    "XOR Gate"

    Abstract: 2032E 2128E ispLSI2000-A 74 XOR GATE 2032VE
    Text: 2000E, 2000/A, 2000VE 2000VL and 2000V Family Architectural Description or slow output slew rate to minimize overall output switching noise. Introduction The basic unit of logic for the ispLSI 2000E, 2000/A, 2000VE, 2000VL and 2000V device families is the Generic Logic Block GLB . Figure 1 illustrates the ispLSI


    Original
    2000E, 2000/A, 2000VE 2000VL 2000VE, 2128E 2032E "XOR Gate" ispLSI2000-A 74 XOR GATE 2032VE PDF

    IO64

    Abstract: No abstract text available
    Text: 3000 Family Architectural Description ences: Boundary Scan, Megablock and GLB structure, Global clock structure, and I/O cell structure. A functional block diagram of the ispLSI 3256A device is shown in Figure 1. The architectural differences are described in


    Original
    1000/E t20ptxor) 256A-70L. IO64 PDF

    2032VE

    Abstract: No abstract text available
    Text: 2000E, 2000VE and 2000VL Family Architectural Description or slow output slew rate to minimize overall output switching noise. Introduction The basic unit of logic for the ispLSI 2000E, 2000VE and 2000VL device families is the Generic Logic Block GLB . Figure 1 illustrates the ispLSI 2128E with its 32 GLBs


    Original
    2000E, 2000VE 2000VL 2128E 2032E t20ptxor) 2032VE PDF

    lattice 1996

    Abstract: No abstract text available
    Text: Specifications ispLSI and pLSI 6192 ® ispLSI and pLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED,


    Original
    25000-Gate 50MHz lattice 1996 PDF

    ispLSI1000

    Abstract: No abstract text available
    Text: 3000 Family Architectural Description ences: Boundary Scan, Megablock and GLB structure, Global clock structure, and I/O cell structure. A functional block diagram of the ispLSI 3256A device is shown in Figure 1. The architectural differences are described in


    Original
    1000/E t20ptxor) 256A-70L. ispLSI1000 PDF

    TAA 141

    Abstract: TAA141 6192F SEL02
    Text: ispLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED, PROGRAMMABLE LOGIC DEVICES CONSISTING OF:


    Original
    25000-Gate 50MHz 208-MQFP/6192SM 6192FF-70LM 6192FF-50LM 6192SM-70LM 6192SM-50LM 6192DM-70LM 6192DM-50LM 208-Pin TAA 141 TAA141 6192F SEL02 PDF

    "XOR Gate"

    Abstract: 2032E 2128E 2032VE
    Text: ispLSI 2000E, 2000VE and 2000VL Family Architectural Description October 2001 Introduction The basic unit of logic for the ispLSI 2000E, 2000VE and 2000VL device families is the Generic Logic Block GLB . Figure 1 illustrates the ispLSI 2128E with its 32 GLBs labelled A0, A1 . D7. There are a total of eight GLBs in the


    Original
    2000E, 2000VE 2000VL 2000VL 2128E 2032E t20ptxor) "XOR Gate" 2032VE PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED, PROGRAMMABLE LOGIC DEVICES CONSISTING OF:


    Original
    25000-Gate 50MHz 208-MQFP/6192SM 6192FF-70LM 6192FF-50LM 6192SM-70LM 6192SM-50LM 6192DM-70LM 6192DM-50LM 208-Pin PDF

    IO64

    Abstract: pin diagram of 8-1 multiplexer design logic
    Text: 3000 Family Architectural Description ences: Boundary Scan, Megablock and GLB structure, Global clock structure, and I/O cell structure. A functional block diagram of the ispLSI 3256A device is shown in Figure 1. The architectural differences are described in


    Original
    1000/E IO64 pin diagram of 8-1 multiplexer design logic PDF

    TAA141

    Abstract: TAA 141
    Text: Specifications ispLSI 6192 ispLSI 6192 High Density Programmable Logic with Dedicated Memory and Register/Counter Modules — 96 I/O Pins with Input Registers — Security Cell Prevents Unauthorized Design Copying Features • A FAMILY OF HIGHLY INTEGRATED, CELL-BASED,


    Original
    25000-Gate 50MHz TAA141 TAA 141 PDF

    IO64

    Abstract: speed performance of Lattice - PLSI Architecture LATTICE 3000 family architecture
    Text: 3000 Family Architectural Description tectural differences: Boundary Scan, Megablock and GLB structure, Global clock structure, and I/O cell structure. A functional block diagram of the ispLSI 3256 device is shown in Figure 1. The architectural differences are


    Original
    1000/E IO64 speed performance of Lattice - PLSI Architecture LATTICE 3000 family architecture PDF

    0034B

    Abstract: PT12 isplsi architecture
    Text: 2000/V Family Architectural Description global GLB clock input signals CLK0, CLK1, and CLK2. These three clocks are used for clocking all the GLBs configured as registers in the device. They feed directly to the GLB clock input via a clock multiplexer. CLK0 is


    Original
    2000/V 0034B PT12 isplsi architecture PDF

    pir 815

    Abstract: No abstract text available
    Text: PRELIMINARY & Am79C930 Advanced Micro Devices PCnet -Mobile Single Chip Wireless LAN Media Access Controller DISTINCTIVE CHARACTERISTICS • Capable of supporting the IEEE 802.11 standard draft ■ Supports the Xircom Netwave™ Media Access Control (MAC) protocols


    OCR Scan
    Am79C930 15-byte PQT144 144-Pin 16-038-PQ 02575E7 pir 815 PDF

    TDC 1013

    Abstract: stc 1740 AMI Semiconductor 0527 pulse generator crank F464 014C0 MPS 0902 5a07 37BP MPS 1482
    Text: Order this document as AN476/D MOTOROLA • SEMICONDUCTOR APPLICATION NOTE AN476 CPU 16 and the configurable timer module CTM in engine control By Ross Mitchell, MCU Applications, Motorola Ltd., East Kilbride, Scotland Introduction Engine control is very demanding not only for the hardware that must survive the harsh environment, but


    OCR Scan
    AN476/D AN476 AN476/D TDC 1013 stc 1740 AMI Semiconductor 0527 pulse generator crank F464 014C0 MPS 0902 5a07 37BP MPS 1482 PDF

    sx3704

    Abstract: AP239 Transistor 80139 8C547 6C131C IN2222A 2N50B 2N2064 radio AC176 AC126 sft353
    Text: INTERNATIONAL TRANSISTOR EQUIVALENTS GUIDE A LSO BY THE S A M E AUTHOR BP108 International Diode Equivalents Guide BP140 Digital IC Equivalents and Pin Connections BP141 Linear IC Equivalents and Pin Connections ALSO OF INTEREST BP234 Transistor Selector Guide


    OCR Scan
    PDF