Untitled
Abstract: No abstract text available
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for DSLAM designs utilizing SWITCHStAR where full header access is needed. Supports VPI Tunneling
|
Original
|
32-bit
IDT77V012
66MHz.
77V012,
5347drw58
|
PDF
|
6AD5
Abstract: No abstract text available
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network side of SWITCHStAR DSLAM designs where full header access is needed. Supports VPI Tunneling
|
Original
|
IDT77V012
32-bit
66MHz.
77V012,
31-byte
6AD5
|
PDF
|
GT-48212
Abstract: TC3001 IC TC3001 "filtering database" GT-48208 GT-64010A GT-64120 Motorola ColdFire 5202 led matrix 16X32 intel 80486 pin diagram
Text: GT-48212 Advanced Switched Fast Ethernet Controller for 10+10/100 BaseX Preliminary Revision 1.0 March 4, 1998 Please contact Galileo Technology for possible updates before finalizing a design. FEATURES • Single-chip Switched Ethernet Controller for 10 and
|
Original
|
GT-48212
10/100Base-X
10Mbps
10/100Mbps,
32-bit
16-50Mhz
i960Jx
GT-64010/11
64-bit
GT-48212
TC3001
IC TC3001
"filtering database"
GT-48208
GT-64010A
GT-64120
Motorola ColdFire 5202
led matrix 16X32
intel 80486 pin diagram
|
PDF
|
Running eCos on LPC2214
Abstract: command words lcd display 16x2 USB-RS232 LCD 16X2 5V RS232 Driver MX26LV800BTC CS8900A driver lcd 16x2 lcd 16x2 instruction set 71V416 LPC2214
Text: AN10605 Running eCos on LPC2214 Rev. 01 — 1 August 2007 Application note Document information Info Content Keywords eCos, RTOS, LPC2214, Olimex Abstract Describes the steps to run eCos on Olimex LPCE-2214 evaluation board. AN10605 NXP Semiconductors Running eCos on LPC2214
|
Original
|
AN10605
LPC2214
LPC2214,
LPCE-2214
AN10605
Running eCos on LPC2214
command words lcd display 16x2
USB-RS232
LCD 16X2 5V RS232 Driver
MX26LV800BTC
CS8900A
driver lcd 16x2
lcd 16x2 instruction set
71V416
LPC2214
|
PDF
|
GT482
Abstract: 48208 GT-48212 Motorola ColdFire 5202 TC3001 diode sy 171 10 4.7kohm resistor GALILEO TECHNOLOGY GT-48208 GT-64010A
Text: GT-482xx Galileo GT-48212 / GT-48208 / GT-48207 Advanced Switched Ethernet Controllers for 10+10/100 BaseX Preliminary Revision 1.2 1/27/99 Please contact Galileo Technology for possible updates before finalizing a design. FEATURES - Provides packet switching functions between
|
Original
|
GT-482xx
GT-48212
GT-48208
GT-48207
GT-48212:
10BaseT
100BaseX
GT-48208:
GT482
48208
Motorola ColdFire 5202
TC3001
diode sy 171 10
4.7kohm resistor
GALILEO TECHNOLOGY
GT-64010A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: IDT77V012 Data Path Interface DPI to UTOPIA Level 1 Header Translation Device )HDWXU WXUHV /LVW Utility bus interface for programming PHY devices Single +3.3V ± 0.3V power supply required Inputs are +5.0V tolerant 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network
|
Original
|
IDT77V012
32-bit
66MHz
77V0timing,
|
PDF
|
6AD5
Abstract: No abstract text available
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network side of SWITCHStAR DSLAM designs where full header access is needed. Supports VPI Tunneling
|
Original
|
IDT77V012
32-bit
66MHz.
77V012,
search347drw58
31-byte
6AD5
|
PDF
|
LPC-H2294
Abstract: te28f320c3-bd70 LPC2294 TE28F320C3BD70 71V416 USB-RS232 USBRS232
Text: LPC-H2294 HEADER BOARD FOR LPC2294 ARM7TDMI-S MICROCONTROLLER WITH 1MB SRAM AND 4MB FLASH MEMORY FEATURES: z z z z z z z z z z z z z z z z z z z MCU: LPC2294 16/32 bit ARM7TDMI-S t with 256K Bytes Program Flash, 16K Bytes RAM, EXTERNAL MEMORY BUS, RTC,4x 10 bit ADC 2.44 uS, 2x UARTs, 4x CAN, I2C, SPI, 2x 32bit TIMERS, 7x CCR, 6x PWM, WDT, 5V tolerant I/O, up to
|
Original
|
LPC-H2294
LPC2294
32bit
60MHz
256Kx32bit)
71V416
2048Kx16bit)
TE28F320C3BD70
RS232
te28f320c3-bd70
USB-RS232
USBRS232
|
PDF
|
MD 202
Abstract: CCIR601 MD26 MD27 MD28 MD29 MD31 MTL003 MTV130 MTV212
Text: MYSON TECHNOLOGY MTL003 Rev. 0.95 SXGA Flat Panel Controller FEATURES General • • • • • • Auto configuration of sampling clock frequency, phase, H/V center, as well as white balance. Auto detection of present or non-present or over range sync signals and their polarities.
|
Original
|
MTL003
256-pin
272-pin
24-bit)
48-bit)
160MHz.
MD 202
CCIR601
MD26
MD27
MD28
MD29
MD31
MTL003
MTV130
MTV212
|
PDF
|
PIC16F72 inverter ups
Abstract: UPS inverter PIC16F72 PIC16F676 inverter hex code 16F877 with sd-card and lcd project circuit diagram wireless spy camera NH82801GB xmega-a4 online ups service manual back-ups ES 500 ARM LPC2148 INTERFACING WITH RFID circuit diagram realtek rtd 1186
Text: the solutions are out there you just haven’t registered yet. RoadTest the newest products in the market! View the latest news, design support and hot new technologies for a range of applications Join the RoadTest group and be in with a chance to trial exclusive new products for free. Plus, read
|
Original
|
element-14
element14.
element14,
PIC16F72 inverter ups
UPS inverter PIC16F72
PIC16F676 inverter hex code
16F877 with sd-card and lcd project
circuit diagram wireless spy camera
NH82801GB
xmega-a4
online ups service manual back-ups ES 500
ARM LPC2148 INTERFACING WITH RFID circuit diagram
realtek rtd 1186
|
PDF
|
77V012
Abstract: IDT77155 IDT77V012 IDT77V400 DATA026
Text: IDT77V012 Data Path Interface DPI to UTOPIA Level 1 Header Translation Device )HDWXU WXUHV /LVW Utility bus interface for programming PHY devices Single +3.3V ± 0.3V power supply required Inputs are +5.0V tolerant 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network
|
Original
|
IDT77V012
32-bit
66MHz
77V012,
77V012
IDT77155
IDT77V012
IDT77V400
DATA026
|
PDF
|
ELLS 110
Abstract: SM 8002 DSLAM ALU sm 8013 TS-6 77V012 800B IDT77V012 IDT77V400 256Kx32bit
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for DSLAM designs utilizing SWITCHStAR where full header access is needed. Supports VPI Tunneling
|
Original
|
32-bit
IDT77V012
66MHz.
77V012,
5347drw58
ELLS 110
SM 8002
DSLAM ALU
sm 8013
TS-6
77V012
800B
IDT77V012
IDT77V400
256Kx32bit
|
PDF
|
SM 8002 C
Abstract: 77V012 800B IDT77155 IDT77V012 IDT77V400 DSLAM ALU
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network side of SWITCHStAR DSLAM designs where full header access is needed. Supports VPI Tunneling
|
Original
|
32-bit
IDT77V012
66MHz.
77Vreleased
31-byte
SM 8002 C
77V012
800B
IDT77155
IDT77V012
IDT77V400
DSLAM ALU
|
PDF
|
LPC-H2294
Abstract: 71V416 LPC-H2214 LPC2124 LPC2214 LPC2294 USB-RS232 256Kx32bit IDC34 0xE000C008
Text: Introduction The LPC2294 are based on a 16/32 bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 128/256 kilobytes kB of embedded high speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For
|
Original
|
LPC2294
128-bit
32-bit
16-bit
10-bit
com/group/lpc2000/
LPC2000
LPC-H2294
71V416
LPC-H2214
LPC2124
LPC2214
USB-RS232
256Kx32bit
IDC34
0xE000C008
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE Features ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ ◆ 8, 12, 24, 28 or 32-bit ATM header lookup. Ideal for network side of SWITCHStAR DSLAM designs where full header access is needed. Supports VPI Tunneling
|
Original
|
IDT77V012
32-bit
66MHz.
77V012,
31-byte
|
PDF
|
Untitled
Abstract: No abstract text available
Text: “ H Y U N D A I H Y 5 8 8 3 2 1 S e rie s _ 256Kx32bit Synchronous Graphics RAM PRELIMINARY Introduction Overview The eight megabit Synchronous Graphics RAM SGRAM is a single port, application specific memory device designed
|
OCR Scan
|
256Kx32bit
b75Qfl
DDD5370
1SC01-01-NOV96
HY588321
-01-NOV96
|
PDF
|
JS-1A-H
Abstract: A9BSD DSFX
Text: • H Y U N D A I H Y 5 8 8 3 2 1 S e r ie s _ 256Kx32bit Synchronous Graphics RAM PRELIMINARY Introduction Overview The eight megabit Synchronous Graphics RAM SGRAM is a single port, application specific memory device designed
|
OCR Scan
|
256Kx32bit
1SC01
-01-NOV96
HY588321
JS-1A-H
A9BSD
DSFX
|
PDF
|
1010 817 g40
Abstract: GT-64111 I960JX
Text: GT-482xx liiii d | | |G O . GT-48212 / GT-48208 / GT-48207 Prelim inary Revision 1.2 D v 1/27/99 BaseX Please co n ta ct G alileo T echnology fo r possible u p dates b efore fin a lizin g a design. FEATURES • - - • - Provides packet switching functions between
|
OCR Scan
|
GT-482xx
GT-48212
GT-48208
GT-48207
256Kx32-bit
x16bit
1536-bytes
1010 817 g40
GT-64111
I960JX
|
PDF
|
hy57v168010a
Abstract: Y57V164010A hy57v161610a Y57V HY57V641620 HY57V641621
Text: «HYUNDAI 1. TABLE OF CONTENTS TABLE OF CONTENTS In d e x . 2. PRODUCT QUICK REFERENCE GUIDE SD R A M Part N u m b ering.
|
OCR Scan
|
16M-bit
1Mx16-bit
Y57V164010A
HY57V168010A
HY57V161610A
7V651610
HY57V651620
HY57V644021
HY57V654021
HY57V648021
Y57V
HY57V641620
HY57V641621
|
PDF
|
hy57v168010a
Abstract: HY57V164010 TSOPII HY57V16401OATC hy57v16801
Text: HYUNDAI PRODUCT REFERENCE SDRAM/SGRAM ORDERING INFORMATION 16M-bit SDRAM ORGANIZATION 4M x 4 2M x 8 IM x 16 PART NUMBER SPEED ns FEATURES PACKAGE HY57V16401OATC 10/12/15 2bank, 4K ref., LVTTL 400mil TSOP-II HY57V164010ALTC 10/12/15 2bank, 4K ref., LVTTL, L-part
|
OCR Scan
|
16M-bit
HY57V16401OATC
HY57V164010ALTC
HY57V16801
HY57V168010ALTC
HY57V161610ATC
HY57V161610ALTC
64M-bit
HY57V644010TC
HY57V644020TC
hy57v168010a
HY57V164010
TSOPII
|
PDF
|
"filtering database"
Abstract: DP8384Q I960CX IC TC3001 "Spanning Tree" BUT15
Text: Galileo. GT-48212 Advanced Switched Fast Ethernet Controller for 10+10/100 BaseX Please contact Galileo Technology for possible updates before finalizing a design FEATURES • Single-chip Switched Ethernet Controller for 10 and 1CV100Base-X - Provides packet switching functions between
|
OCR Scan
|
1CV100Base-X
10Mbps
10/100Mbps,
32-bit
16-50Mhz
i960Jx
T-64010/11
64-bit
61for
"filtering database"
DP8384Q
I960CX
IC TC3001
"Spanning Tree"
BUT15
|
PDF
|
4M64
Abstract: "Spanning Tree" BUT15
Text: Galaxy Family Devices lia lile o G T-48212 / G T-48208 / GT-48207 Advanced Switched Ethernet Controllersfor 10+10/100 BaseX for 10OBaseX Please contact Galileo Technology for possible updates before finalizing a design FEATURES • Single-chip Switched Ethernet Controllers for 10 and
|
OCR Scan
|
T-48212
T-48208
GT-48207
10OBaseX
Y100Base-X
GT-48208
RV32364
4/3CY98
4M64
"Spanning Tree"
BUT15
|
PDF
|
DA 8010
Abstract: DA 8012 LED IR for Tx, RX 5347-1b 77V012 IDT77V012 IDT77V400 256Kx32bit
Text: DATA PATH INTERFACE DPI TO UTOPIA LEVEL 1 HEADER TRANSLATION DEVICE PRELIMINARY IDT77V012 F ea tu re s requiring a TAG. ♦ DPI interface operates up to 66MHz. ♦ In-Stream programming for configuration of the 77V012, PHY and external search SRAM. ♦ Supports up to 8K active connections with an external 128K x 32
|
OCR Scan
|
IDT77V012
32-bit
tscellsizesfrom52to56bytesforapplications
66MHz.
77V012,
77V012
DA 8010
DA 8012
LED IR for Tx, RX
5347-1b
IDT77V012
IDT77V400
256Kx32bit
|
PDF
|