Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    2V100 Search Results

    SF Impression Pixel

    2V100 Price and Stock

    Eaton Bussmann MFBA2V1005-330-R

    FERRITE BEAD 33 OHM 0402 1LN
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MFBA2V1005-330-R Reel 50,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.00852
    Buy Now
    Sager MFBA2V1005-330-R 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.0083
    Buy Now

    Eaton Bussmann MFBA2V1005-101-R

    FERRITE BEAD 100 OHM 0402 1LN
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MFBA2V1005-101-R Digi-Reel 41,924 1
    • 1 $0.1
    • 10 $0.027
    • 100 $0.0185
    • 1000 $0.01272
    • 10000 $0.0096
    Buy Now
    MFBA2V1005-101-R Cut Tape 41,924 1
    • 1 $0.1
    • 10 $0.027
    • 100 $0.0185
    • 1000 $0.01272
    • 10000 $0.0096
    Buy Now
    MFBA2V1005-101-R Reel 20,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.00842
    Buy Now
    Sager MFBA2V1005-101-R 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.0083
    Buy Now

    Eaton Bussmann MFBA2V1005-600-R

    FERRITE BEAD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MFBA2V1005-600-R Digi-Reel 10,000 1
    • 1 $0.1
    • 10 $0.025
    • 100 $0.0174
    • 1000 $0.01201
    • 10000 $0.00907
    Buy Now
    MFBA2V1005-600-R Cut Tape 10,000 1
    • 1 $0.1
    • 10 $0.025
    • 100 $0.0174
    • 1000 $0.01201
    • 10000 $0.00907
    Buy Now
    MFBA2V1005-600-R Reel 10,000 10,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.00601
    Buy Now

    Nichicon Corporation UVY2V100MPD1TD

    CAP ALUM 10UF 20% 350V RADIAL TH
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey UVY2V100MPD1TD Cut Tape 4,281 1
    • 1 $0.95
    • 10 $0.587
    • 100 $0.3935
    • 1000 $0.3935
    • 10000 $0.3935
    Buy Now
    Avnet Abacus UVY2V100MPD1TD 38 Weeks 5,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    SUNON USA MEC0252V1-000U-A99

    FAN AXIAL 120X25MM 24VDC WIRE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MEC0252V1-000U-A99 Bulk 1,528 1
    • 1 $16.23
    • 10 $14.461
    • 100 $13.03463
    • 1000 $11.87292
    • 10000 $11.87292
    Buy Now
    Mouser Electronics MEC0252V1-000U-A99 1,194
    • 1 $16.02
    • 10 $14.47
    • 100 $13
    • 1000 $11.84
    • 10000 $11.84
    Buy Now
    RS MEC0252V1-000U-A99 Bulk 50 1
    • 1 $16.57
    • 10 $15.75
    • 100 $13.26
    • 1000 $13.26
    • 10000 $13.26
    Buy Now
    TME MEC0252V1-000U-A99 1
    • 1 $7.9
    • 10 $6.11
    • 100 $5.06
    • 1000 $4.74
    • 10000 $4.74
    Get Quote
    Master Electronics MEC0252V1-000U-A99
    • 1 -
    • 10 $12.8
    • 100 $12.21
    • 1000 $11.36
    • 10000 $11.19
    Buy Now
    Neutron USA MEC0252V1-000U-A99 50
    • 1 $39.99
    • 10 $39.99
    • 100 $39.99
    • 1000 $39.99
    • 10000 $39.99
    Buy Now
    New Advantage Corporation MEC0252V1-000U-A99 240 1
    • 1 -
    • 10 -
    • 100 $16.4
    • 1000 $15.31
    • 10000 $15.31
    Buy Now
    Sager MEC0252V1-000U-A99 1
    • 1 $13.39
    • 10 $13.01
    • 100 $12.33
    • 1000 $11.71
    • 10000 $11.71
    Buy Now

    2V100 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    6SLX25-2

    Abstract: 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code
    Text: Baseline ISO/IEC 10918-1 JPEG Compliance Programmable Huffman Tables two DC, two AC and JPEG-D Programmable quantization tables (four) Baseline JPEG Decoder Core Up to four color components (optionally extendable to 255 components) Supports all possible scan configurations and all JPEG formats


    Original
    PDF 1920x1152, 6SLX25-2 3s1000-5 SPARTAN-6 image processing 3S100 DSP48A DSP48E 6SLX25 "motion jpeg" dcm verilog code

    3S1000FG456-4C

    Abstract: PCI64 vhdl code for 8 bit parity generator vhdl code for parity checker 2-S200
    Text: LogiCORE PCI64 Interface v3.0 DS205 April 14, 2003 Introduction LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec. Features •


    Original
    PDF PCI64 DS205 64-bit, 32-bit 64/32-bit PCI64/33 3S1000FG456-4C vhdl code for 8 bit parity generator vhdl code for parity checker 2-S200

    fpga frame buffer vhdl examples

    Abstract: 3308I pci to dual port ram interface
    Text: EP430ASYN PCI Host Bridge March 14, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Eureka Technology, Inc. 4962 El Camino Real, Suite 108 Los Altos, CA 94022 USA Phone: +1 650-960-3800 Fax: +1 650-960-3805 E-Mail: [email protected]


    Original
    PDF EP430ASYN fpga frame buffer vhdl examples 3308I pci to dual port ram interface

    XC2V1000 Pin-out

    Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates


    Original
    PDF DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500

    DS423

    Abstract: DS211
    Text: OPB Timebase WDT v1.00a DS423 December 2, 2005 Product Specification 0 0 Introduction LogiCORE Facts This document describes the specifications for a 32-bit free-running timebase and watchdog timer core for the On-Chip Peripheral Bus (OPB). The TimeBase


    Original
    PDF DS423 32-bit 32-bit 32-bit, 16-bit, DS211

    2S100PQ208

    Abstract: 2S200EPQ208-6C 2S50PQ208-5C 2S50PQ208 PCI32 PCI64 2S100EPQ208-6C 2S50PQ208-5 2S100PQ208-5C 2s200pq208-5
    Text: LogiCORE PCI32 Interface v3.0 DS 206 v1.2 July 19, 2002 Introduction Data Sheet, v3.0.100 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.


    Original
    PDF PCI32 PCI64 64/32-bit, DO-DI-PCI32-SP DO-DI-PCI32-IP 2S100PQ208 2S200EPQ208-6C 2S50PQ208-5C 2S50PQ208 2S100EPQ208-6C 2S50PQ208-5 2S100PQ208-5C 2s200pq208-5

    circuit diagram of ELECTRONIC BALLAST for 40 watt

    Abstract: ELECTRONIC BALLAST 6 LAMP SCHEMATIC IR21592 ERZ-VO5D471 ELECTRONIC BALLAST 4 T8 SCHEMATIC WAGO 236 404 electronic ballast design with pcb ELECTRONIC BALLAST 2 LAMP SCHEMATIC ELECTRONIC BALLAST DIAGRAM Variable resistor 10K ohm
    Text: IRPLDIM1U International Rectifier • 233 Kansas Street, El Segundo, CA 90245 USA IR21592 Dimming Ballast Control IC Design Kit Features ! ! ! ! ! ! ! ! Drives: 1 x 32W T8 Lamp Input: 90-140VAC/60Hz High Power Factor/Low THD High Frequency Operation Lamp Filament Preheating


    Original
    PDF IR21592 90-140VAC/60Hz IR21592. circuit diagram of ELECTRONIC BALLAST for 40 watt ELECTRONIC BALLAST 6 LAMP SCHEMATIC ERZ-VO5D471 ELECTRONIC BALLAST 4 T8 SCHEMATIC WAGO 236 404 electronic ballast design with pcb ELECTRONIC BALLAST 2 LAMP SCHEMATIC ELECTRONIC BALLAST DIAGRAM Variable resistor 10K ohm

    Untitled

    Abstract: No abstract text available
    Text: Conductive Polymer Aluminum Electrolytic Capacitors TECHNICAL GUIDE 2013.7 industrial.panasonic.com/ww/ Conductive Polymer Aluminum Electrolytic Capacitors SP-Cap TECHNICAL GUIDE Contents 1.Features ・・・・・・・・・・1 2.Special Capabilities


    Original
    PDF

    open LVDS deserialization IP

    Abstract: DS243 crc verilog code 16 bit RAPIDIO
    Text: RapidIO 8-bit Port Physical Layer v3.0.2 DS243 February 10, 2005 Product Specification Introduction LogiCORE Facts The LogiCORE RapidIO Physical Layer Interface, a fixed-netlist solution for the RapidIO interconnect, is a pre-implemented and fully tested module for Xilinx


    Original
    PDF DS243 2V1000FF896-4 2V2000FF896-4 2VP7FF896-5 2VP20F896modules open LVDS deserialization IP crc verilog code 16 bit RAPIDIO

    Untitled

    Abstract: No abstract text available
    Text: RapidIO 8-bit Port Physical Layer Interface June 7, 2001 Product Specification LogiCORE Facts Resources Used Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com


    Original
    PDF

    data encryption standard vhdl

    Abstract: V400-6 XIP2031 ISE4 V400E-8
    Text: Triple DES Encryption Core January 29, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core CAST, Inc. Documentation Design File Formats 11 Stonewall Court Woodcliff Lakes New Jersey 07677 USA Phone: +1-201-391-8300


    Original
    PDF 168-bit data encryption standard vhdl V400-6 XIP2031 ISE4 V400E-8

    3 to 8 line decoder vhdl IEEE format

    Abstract: 2 to 4 line decoder vhdl IEEE format jpeg decompression algorithm XCV300 3 to 8 bit decoder vhdl IEEE format verilog code for huffman coding V300-8 image processing verilog code
    Text: FASTJPEG_BW Decoder July 27, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core BARCO SILEX Rue du bosquet 7 B-1348 Louvain-la-Neuve BELGIUM Phone: +32 10 45 49 04 Fax: +32 10 45 46 36 E-mail: [email protected]


    Original
    PDF B-1348 3 to 8 line decoder vhdl IEEE format 2 to 4 line decoder vhdl IEEE format jpeg decompression algorithm XCV300 3 to 8 bit decoder vhdl IEEE format verilog code for huffman coding V300-8 image processing verilog code

    baud rate generator vhdl

    Abstract: fifo generator xilinx spartan XILINX FIFO UART XILINX UART lite uart vhdl vhdl code for 8 bit ODD parity generator DS422 uart vhdl code fpga 2V100 UART using VHDL
    Text: OPB UART Lite v1.00b DS422 December 2, 2005 Product Specification Introduction LogiCORE Facts This document describes the specifications for a UART core for the On-Chip Peripheral Bus (OPB). The UART Lite is a module that attaches to the OPB. Features


    Original
    PDF DS422 DS209 CR202220. baud rate generator vhdl fifo generator xilinx spartan XILINX FIFO UART XILINX UART lite uart vhdl vhdl code for 8 bit ODD parity generator uart vhdl code fpga 2V100 UART using VHDL

    circuit diagram of ELECTRONIC BALLAST for 40 watt

    Abstract: C 12 PH zener diode IR21592 ELECTRONIC BALLAST transistor DIAGRAM L6561D schematic diagram Electronic Ballast ELECTRONIC BALLAST 6 LAMP SCHEMATIC ELECTRONIC BALLAST 4 T8 SCHEMATIC VARISTOR 592 -PH capacitor power factor correction schematic
    Text: Not recommended for new designs - please refer to IRPLCFL Not recommended for new designs please refer to IRPLDIM3 IRPLDIM1U International Rectifier • 233 Kansas Street, El Segundo, CA 90245 USA IR21592 Dimming Ballast Control IC Design Kit Features ! !


    Original
    PDF IR21592 90-140VAC/60Hz circuit diagram of ELECTRONIC BALLAST for 40 watt C 12 PH zener diode ELECTRONIC BALLAST transistor DIAGRAM L6561D schematic diagram Electronic Ballast ELECTRONIC BALLAST 6 LAMP SCHEMATIC ELECTRONIC BALLAST 4 T8 SCHEMATIC VARISTOR 592 -PH capacitor power factor correction schematic

    XAPP779

    Abstract: UG156 SRL16 voter UG002 XQR2V6000 XQR2V1000 2V1000
    Text: Application Note: Virtex-II FPGAs R XAPP779 v1.1 February 19, 2007 Summary Correcting Single-Event Upsets in Virtex-II Platform FPGA Configuration Memory Authors: Brendan Bridgford, Carl Carmichael, Chen Wei Tseng Designers of space-based application must be concerned with the effect of single-event upsets


    Original
    PDF XAPP779 XAPP779 UG156 SRL16 voter UG002 XQR2V6000 XQR2V1000 2V1000

    RAM16X8

    Abstract: verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics
    Text: Virtex-II Platform FPGA Handbook R R The Xilinx logo shown above is a registered trademark of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. "Xilinx" and the Xilinx logo are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved.


    Original
    PDF XC2064, XC3090, XC4005, XC5210 RAM16X8 verilog hdl code for triple modular redundancy 37101 verilog/verilog code for lvds driver xc2v3000fg sot 23-5 marking code H5 BT 342 project xc2v250cs144 XC2V3000FF1152 fpga JTAG Programmer Schematics

    IO-L93N

    Abstract: XC2V2000 XC2V10000
    Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.3 January 25, 2001 Advance Product Specification Summary of Virtex -II Features • • • • • • • • Industry First Platform FPGA Solution IP-Immersion Architecture - Densities from 40K to 10M system gates


    Original
    PDF DS031-1 18-Kbit CS144 FG256 DS031-1, DS031-2, DS031-3, DS031-4, IO-L93N XC2V2000 XC2V10000

    ELECTRONIC BALLAST 36W circuit diagram

    Abstract: IR21592 ELECTRONIC BALLAST 4 T8 SCHEMATIC ELECTRONIC BALLAST 6 LAMP SCHEMATIC WAGO 236 404 ELECTRONIC BALLAST 1 T8 36w LAMP SCHEMATIC Electronic ballast 36W transistor Electronic ballast electronic ballast design with pcb t8 36w electronic ballast
    Text: IRPLDIM1E International Rectifier • 233 Kansas Street, El Segundo, CA 90245 USA IR21592 Dimming Ballast Control IC Design Kit Features ! ! ! ! ! ! ! ! Drives: 1 x 36W T8 Lamp Input: 185-265VAC/50Hz High Power Factor/Low THD High Frequency Operation Lamp Filament Preheating


    Original
    PDF IR21592 185-265VAC/50Hz IR21592. ELECTRONIC BALLAST 36W circuit diagram ELECTRONIC BALLAST 4 T8 SCHEMATIC ELECTRONIC BALLAST 6 LAMP SCHEMATIC WAGO 236 404 ELECTRONIC BALLAST 1 T8 36w LAMP SCHEMATIC Electronic ballast 36W transistor Electronic ballast electronic ballast design with pcb t8 36w electronic ballast

    PCI64

    Abstract: verilog hdl code for parity generator
    Text: LogiCORE PCI64 Interface v3.0 DS 205 v1.2 July 19, 2002 Introduction Data Sheet, v3.0.100 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.


    Original
    PDF PCI64 64/32-bit, DO-DI-PCI64-IP 64-bit verilog hdl code for parity generator

    SPARTAN-3 XC3S400

    Abstract: SPARTAN-3 XC3S1000 3S200 xilinx XC3S200A 2S100 XC3S50A XC3S500E Virtex-II V1000 4VLX25 SPARTAN-II xc2s200
    Text: FPGA CONFIGURATORS AT18F Series FPGA Configuration Flash Memory The AT18F Series of JTAG In-System Programmable Configuration PROMs configurators provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays (FPGAs). The


    Original
    PDF AT18F 05/08/5M SPARTAN-3 XC3S400 SPARTAN-3 XC3S1000 3S200 xilinx XC3S200A 2S100 XC3S50A XC3S500E Virtex-II V1000 4VLX25 SPARTAN-II xc2s200

    transistor 6c x

    Abstract: XC2V1000FG XC2VP20FF1152-6C
    Text: LogiCORE PCI-X Interface v5.0 DS 208 November 11, 2004 Product Specification v5.0.87 Features LogiCORE Facts PCI-X64/66 with PCI64/33 Resource Utilization 1 • Fully PCI-X 2.0 Mode1 compliant core, 64-bit, 133/66 MHz interface with 3.3 V operation • PCI v3.0-compliant core up to 33 MHz


    Original
    PDF PCI-X64/66 PCI64/33 64-bit, XC2VP30. XC2VP50. transistor 6c x XC2V1000FG XC2VP20FF1152-6C

    Untitled

    Abstract: No abstract text available
    Text: 4 TH IS D R AW IN G IS 3 U N P U B LIS H E D . RELEASED FOR ALL C O P Y R IG H T BY TYCO ELECTRONICS P U B LIC A T IO N IN T E R N A T IO N A L RIG HTS RESERVED. C O R P O R A TIO N . D .015 TYP@P0ST TIPS e- . 042 REF TYP C . 138 REF A SPACES@ . 100 X :s< X


    OCR Scan
    PDF 100C/L,

    Untitled

    Abstract: No abstract text available
    Text: 4 T H IS D R A W IN G IS 3 U N P U B L IS H E D . R ELEASED FOR A LL P U B L IC A T IO N R IG H TS RESERVED. C O P Y R IG H T D .015 TYP@P0ST TIPS e- .042 REF TYP C .138 REF A SPACES@ .100 = x :s< X •■1 r i B // 1_ _ r r ■■ l_ _ r .1 10 REF % \7 v7


    OCR Scan
    PDF 100C/L,

    CEUSM

    Abstract: capacitor 1j100 2V220 1J100 2V330 2V470 2V100 ceusm1h 6.3 k681 chemicon SM capacitor
    Text: ÜÜ3 UNITED CHEMI-CON S U B S I D I A R I E S OF ALUMINUM ELECTROLYTIC CAPACITORS CEUSM SERIES N I P P O N C H E M I - C O N . I N C CEUSM SERIES MINIATURE FOR + 105°C • FEATURES 1. For general use. 2. 105 °C, 1000 hours guaranteed. 3. W ashable w ith Freon TE, T E S, TM S for 5 m inutes for rated voltage ^ 2 5 0 V D C


    OCR Scan
    PDF V-250VDC -450VDC; 250VDC) 450VDC) 1000K CEUSM capacitor 1j100 2V220 1J100 2V330 2V470 2V100 ceusm1h 6.3 k681 chemicon SM capacitor